


# 32 K / 64 K × 16 Dual-Port Static RAM

#### **Features**

- True dual-ported memory cells which allow simultaneous access of the same memory location
- 32 K × 16 organization (CY7C027)
- 64 K × 16 organization (CY7C028)
- 0.35 micron CMOS for optimum speed and power
- High speed access: 15 and 20 ns
- Low operating power
- Active: I<sub>CC</sub> = 180 mA (typical)
- Standby: I<sub>SB3</sub> = 0.05 mA (typical)
- Fully asynchronous operation
- Automatic power down

- Expandable data bus to 32 bits or more using Master/Slave chip select when using more than one device
- On-chip arbitration logic
- Semaphores included to permit software handshaking between ports
- INT flags for port-to-port communication
- Separate upper-byte and lower-byte control
- Dual chip enables
- Pin select for Master or Slave
- Commercial and industrial temperature ranges
- Available in 100-pin TQFP
- Pb-free packages available

For a complete list of related documentation, click here.



- 1.  $I/O_8-I/O_{15}$  for × 16 devices
- 2.  $I/O_0-I/O_7$  for × 16 devices
- $A_0$ — $A_1$ 4 for 32K;  $A_0$ — $A_{15}$  for 64K devices. BUSY is an output in master mode and an input in slave mode.

Revised November 26, 2014



## **Functional Description**

The CY7C027 and CY7C028 are low power CMOS 32 K, 64 K × 16 dual-port static RAMs. Various arbitration schemes are included on the devices to handle situations when multiple processors access the same piece of data. Two ports are provided, permitting independent, asynchronous access for reads and writes to any location in memory. The devices can be used as standalone 16-bit dual-port static RAMs or multiple devices can be combined to function as a 32-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 32-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor and multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: dual chip enables  $(\overline{CE}_0)$  and  $CE_1$ , read or write enable (R/W), and output enable  $(\overline{OE})$ . Two flags are provided on each port  $(\overline{BUSY})$  and  $\overline{INT}$ . BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag  $(\overline{INT})$  permits communication between ports or systems by means of a mail box. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power down feature is controlled independently on each port by the chip enable pins.

The CY7C027 and CY7C028 are available in 100-pin Thin Quad Flat pack (TQFP) packages.



## **Contents**


Pin Configurations	4
Selection Guide	
Pin Definitions	5
Maximum Ratings	6
Operating Range	6
Electrical Characteristics	6
Capacitance	7
AC Test Loads and Waveforms	7
Data Retention Mode	7
Timing	7
Switching Characteristics	
Switching Waveforms	10
Architecture	16
Functional Description	16
Write Operation	16
Read Operation	16
Interrupts	16
Pucy	16

Master/Slave	16
Semaphore Operation	16
Ordering Information	19
32 K × 16 Asynchronous Dual-Port SRAM	19
64 K × 16 Asynchronous Dual-Port SRAM	19
Ordering Code Definitions	
Package Diagram	
Acronyms	
Document Conventions	
Units of Measure	21
Document History Page	22
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	23
Products	
PSoC® Solutions	23
Cypress Developer Community	
Technical Support	



## **Pin Configurations**

Figure 1. 100-pin TQFP (Top View)



5. This pin is NC for CY7C027.



## **Selection Guide**

Parameter	CY7C027/CY7C028 -15	CY7C027/CY7C028 -20	Unit
Maximum Access Time	15	20	ns
Typical Operating Current	190	180	mA
Typical Standby Current for I <sub>SB1</sub> (Both ports TTL level)	50	45	mA
Typical Standby Current for I <sub>SB3</sub> (Both ports CMOS level)	0.05	0.05	mA

## **Pin Definitions**

Left Port	Right Port	Description
CE <sub>0L</sub> , CE <sub>1L</sub>	CE <sub>0R</sub> , CE <sub>1R</sub>	Chip Enable ( $\overline{CE}$ is LOW when $\overline{CE}_0 \le V_{IL}$ and $CE_1 \ge V_{IH}$ )
$R/\overline{W}_L$	R/W <sub>R</sub>	Read/Write Enable
ŌĒL	<del>OE</del> <sub>R</sub>	Output Enable
A <sub>0L</sub> -A <sub>15L</sub>	A <sub>0R</sub> -A <sub>15R</sub>	Address (A <sub>0</sub> –A <sub>14</sub> for 32K; A <sub>0</sub> –A <sub>15</sub> for 64K devices)
I/O <sub>0L</sub> –I/O <sub>15L</sub>	I/O <sub>0R</sub> –I/O <sub>15R</sub>	Data Bus Input/Output (I/O <sub>0</sub> –I/O <sub>15</sub> for × 16 devices)
SEML	SEM <sub>R</sub>	Semaphore Enable
UB <sub>L</sub>	UB <sub>R</sub>	Upper Byte Select (I/O <sub>8</sub> –I/O <sub>15</sub> for × 16 devices)
LB <sub>L</sub>	LB <sub>R</sub>	Lower Byte Select (I/O <sub>0</sub> –I/O <sub>7</sub> for × 16 devices)
INT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag
BUSYL	BUSY <sub>R</sub>	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground
NC		No Connect



## **Maximum Ratings**

Exceeding maximum ratings [6] may shorten the useful life of the device. User guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Supply Voltage to Ground Potential .....-0.3 V to +7.0 V DC Voltage Applied to Outputs 

Input Voltage [7]	0.5 V to +7.0 V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage	> 1100V
Latch-Up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>		
Commercial	0 °C to +70 °C	5 V ± 10%		
Industrial	–40 °C to +85 °C	5 V ± 10%		

## **Electrical Characteristics**

Over the Operating Range

			CY7C027/CY7C028						
Symbol	Parameter		-15				-20		Unit
		Min	Тур	Max	Min	Тур	Max		
V <sub>OH</sub>	Output HIGH Voltage (V <sub>CC</sub> = Min, I <sub>c</sub>	<sub>OH</sub> = -4.0 mA)	2.4	_	-	2.4	_	_	V
V <sub>OL</sub>	Output LOW Voltage (V <sub>CC</sub> = Min, I <sub>C</sub>	<sub>OH</sub> = +4.0 mA)	-		0.4	_		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2		_	2.2		_	V
$V_{IL}$	Input LOW Voltage		-		0.8	_	1	0.8	V
I <sub>OZ</sub>	Output Leakage Current		-10		10	-10	1	10	μА
I <sub>CC</sub>	Operating Current	Commercial	_	190	280	_	180	265	mA
	(V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA) Outputs Disabled	Industrial		_			305	290	mA
I <sub>SB1</sub>	Standby Current	Commercial		50	70		45	65	mA
	$\frac{\text{(Both Ports TTL Level)}}{\text{CE}_{L} \& \text{CE}_{R} \ge \text{V}_{IH}, \text{ f = f}_{MAX}}$	Industrial		<u> </u>			60	80	mA
I <sub>SB2</sub>	Standby Current	Commercial		120	180		110	160	mA
	$\frac{\text{(One Port TTL Level)}}{\text{CE}_{L} \mid \text{CE}_{R} \ge \text{V}_{IH}, \text{ f = f}_{MAX}}$	Industrial		_				175	mA
I <sub>SB3</sub>	Standby Current	Commercial		0.05	0.5		0.05	0.5	mA
	(Both Ports CMOS Level) $CE_L \& CE_R \ge V_{CC} - 0.2 \text{ V, f} = 0$	Industrial		_			0.05	0.5	mA
I <sub>SB4</sub>	Standby Current	Commercial		110	160		100	140	mA
	$\frac{\text{(One Port CMOS Level)}}{\text{CE}_{L} \mid \text{CE}_{R} \ge \text{V}_{IH}, \text{ f = f}_{MAX}^{[8]}}$	Industrial		_	_		115	155	mA

- 6. The voltage on any input or I/O pin cannot exceed the power pin during power up.7. Pulse width < 20 ns.</li>
- 8. f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.





## Capacitance

Parameter [9]	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF


## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms





- (a) Normal Load (Load 1)
- (b) Thévenin Equivalent (Load 1)
- (c) Three-State Delay (Load 2) (Used for t<sub>CKLZ</sub>, t<sub>OLZ</sub>, & t<sub>OHZ</sub> including scope and jig)




### **Data Retention Mode**

The CY7C027 and CY7C028 are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules ensure data retention:

- 1. Chip enable ( $\overline{\text{CE}}$ ) must be held HIGH during data retention, within V<sub>CC</sub> to V<sub>CC</sub> 0.2 V.
- 2.  $\overline{\text{CE}}$  must be kept between V<sub>CC</sub> 0.2 V and 70% of V<sub>CC</sub> during the power up and power down transitions.
- 3. The RAM can begin operation >  $t_{RC}$  after  $V_{CC}$  reaches the minimum operating voltage (4.5 V).

# Timing



Parameter	Test Conditions [10]	Max	Unit
ICC <sub>DR1</sub>	At VCC <sub>DR</sub> = 2 V	1.5	mA

#### Notes

9. Tested initially and after any design or process changes that may affect these parameters. 10.  $\overline{\text{CE}}$  = V<sub>CC</sub>, V<sub>IN</sub> = GND to V<sub>CC</sub>, T<sub>A</sub> = 25 °C. This parameter is guaranteed but not tested.



## **Switching Characteristics**

Over the Operating Range

		CY7C027/CY7C028				
Parameter [11]	Description	-	15	-2	20	Unit
		Min	Max	Min	Max	
Read Cycle		<b>'</b>	1	•		
t <sub>RC</sub>	Read Cycle Time	15	_	20	_	ns
t <sub>AA</sub>	Address to Data Valid	_	15	_	20	ns
t <sub>OHA</sub>	Output Hold From Address Change	3	_	3	-	ns
t <sub>ACE</sub> <sup>[12]</sup>	CE LOW to Data Valid	_	15	_	20	ns
t <sub>DOE</sub>	OE LOW to Data Valid	_	10	_	12	ns
t <sub>LZOE</sub> [13, 14, 15]	OE LOW to Low Z	3	_	3	-	ns
t <sub>HZOE</sub> [13, 14, 15]	OE HIGH to High Z	_	10	_	12	ns
t <sub>LZCE</sub> [13, 14, 15]	CE LOW to Low Z	3	_	3	_	ns
t <sub>HZCE</sub> <sup>[13, 14, 15]</sup>	CE HIGH to High Z	_	10	_	12	ns
t <sub>PU</sub> <sup>[15]</sup>	CE LOW to Power Up	0	_	0	_	ns
t <sub>PD</sub> <sup>[15]</sup>	CE HIGH to Power Down	_	15	-	20	ns
t <sub>ABE</sub> <sup>[12]</sup>	Byte Enable Access Time	_	15	_	20	ns
Write Cycle		<b>'</b>	- U			
t <sub>WC</sub>	Write Cycle Time	15	_	20	_	ns
t <sub>SCE</sub> <sup>[12]</sup>	CE LOW to Write End	12	_	15	_	ns
t <sub>AW</sub>	Address Valid to Write End	12	_	15	_	ns
t <sub>HA</sub>	Address Hold From Write End	0	-	0	-	ns
t <sub>SA</sub> <sup>[12]</sup>	Address Setup to Write Start	0	_	0	-	ns
t <sub>PWE</sub>	Write Pulse Width	12	-	15	-	ns
t <sub>SD</sub>	Data Setup to Write End	10	_	15	-	ns
t <sub>HD</sub>	Data Hold From Write End	0	_	0	-	ns
t <sub>HZWE</sub> [14, 15]	R/W LOW to High Z	_	10	_	12	ns
t <sub>LZWE</sub> <sup>[14, 15]</sup>	R/W HIGH to Low Z	3	-	3	-	ns
t <sub>WDD</sub> <sup>[16]</sup>	Write Pulse to Data Delay	_	30	_	45	ns
t <sub>DDD</sub> <sup>[16]</sup>	Write Data Valid to Read Data Valid	_	25	_	30	ns
Busy Timing <sup>[1</sup>	17]	•	•	•	•	
t <sub>BLA</sub>	BUSY LOW from Address Match	_	15	_	20	ns
t <sub>BHA</sub>	BUSY HIGH from Address Mismatch	_	15	_	20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	15	_	20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH	_	15	-	17	ns
t <sub>PS</sub>	Port Setup for Priority	5	_	5	-	ns

<sup>11.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I<sub>O</sub>/I<sub>OH</sub> and 30 pF load capacitance.

12. To access RAM, CE = L, UB = L, SEM = H. To access semaphore, CE = H and SEM = L. Either condition must be valid for the entire t<sub>SCE</sub> time.

<sup>13.</sup> At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .

<sup>15.</sup> This parameter is guaranteed by design, but it is not production tested.

<sup>16.</sup> For information on port-to-port delay through RAM cells from writing port to reading port, refer to Figure 11 on page 13.

<sup>17.</sup> Test conditions used are Load 1.



## **Switching Characteristics (continued)**

Over the Operating Range

			CY7C027/CY7C028					
Parameter [11]	Description	_*	15	-20		Unit		
		Min	Max	Min	Max			
t <sub>WB</sub>	R/W HIGH after BUSY (Slave)	0	_	0	_	ns		
t <sub>WH</sub>	R/W HIGH after BUSY HIGH (Slave)	13	_	15	_	ns		
t <sub>BDD</sub> <sup>[18]</sup>	BUSY HIGH to Data Valid	-	15	-	20	ns		
INTERRUPT T	IMING <sup>[19]</sup>							
t <sub>INS</sub>	INT Set Time	_	15	_	20	ns		
t <sub>INR</sub>	INT Reset Time	_	15	-	20	ns		
SEMAPHORE	TIMING			•	•			
t <sub>SOP</sub>	SEM Flag Update Pulse (OE or SEM)	10	_	10	_	ns		
t <sub>SWRD</sub>	SEM Flag Write to Read Time	5	_	5	-	ns		
t <sub>SPS</sub>	SEM Flag Contention Window	5	_	5	_	ns		
t <sub>SAA</sub>	SEM Address Access Time	_	15	_	20	ns		

<sup>18.</sup>  $t_{BDD}$  is a calculated parameter and is the greater of  $t_{WDD}$ – $t_{PWE}$  (actual) or  $t_{DDD}$ – $t_{SD}$  (actual). 19. Test conditions used are Load 1.



## **Switching Waveforms**

Figure 4. Read Cycle No. 1 (Either Port Address Access) [20, 21, 22]




Figure 5. Read Cycle No. 2 (Either Port  $\overline{\text{CE}/\text{OE}}$  Access) [20, 23, 24]





Figure 6. Read Cycle No. 3 (Either Port)  $^{[20,\ 22,\ 23,\ 24]}$ 



- 20. R/W is HIGH for read cycles.
  21. <u>De</u>vice is continuously selected <u>CE</u> = V<sub>IL</sub> and <u>UB</u> or <u>LB</u> = V<sub>IL</sub>. This waveform cannot be used for semaphore reads.

- 22.  $\overline{OE} = V_{IL}$ .

  23. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

  24. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$ ,  $\overline{SEM} = V_{IL}$ .



Figure 7. Write Cycle No. 1 (R/W Controlled Timing) [25, 26, 27, 28]





Figure 8. Write Cycle No. 2 (CE Controlled Timing) [25, 26, 27, 32, 33]



- 25. R/W must be HIGH during all address transitions.

- 26. A write occurs during the overlap (t<sub>SCE</sub> or t<sub>PWE</sub>) of a LOW  $\overline{\text{CE}}$  or  $\overline{\text{SEM}}$  and a LOW  $\overline{\text{UB}}$  or  $\overline{\text{LB}}$ .

  27. t<sub>HA</sub> is measured from the earlier of  $\overline{\text{CE}}$  or R/W or ( $\overline{\text{SEM}}$  or R/W) going HIGH at the end of write cycle.

  28. If  $\overline{\text{OE}}$  is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or (t<sub>HZWE</sub> + t<sub>SD</sub>) to allow the I/O drivers to turn off and data to be placed on the bus for the required t<sub>SD</sub>. If  $\overline{\text{OE}}$  is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t<sub>DWE</sub> to be placed on the bus for the required t<sub>SD</sub>. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pushort as the specified t<sub>PWE</sub>.

  29. To access RAM, CE = V<sub>IL</sub>, SEM = V<sub>IH</sub>.

  30. To access upper byte, CE = V<sub>IL</sub>, UB = V<sub>IL</sub>, SEM = V<sub>IH</sub>.

  To access lower byte, CE = V<sub>IL</sub>, LB = V<sub>IL</sub>, SEM = V<sub>IH</sub>.

  31. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.

  32. During this period, the I/O pins are in the output state, and input signals must not be applied.

  33. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high impedance state.



Figure 9. Semaphore Read After Write Timing, Either Side [34]





Figure 10. Timing Diagram of Semaphore Contention [35, 36, 37]



- 34.  $\overline{\text{CE}}$  = HIGH for the duration of the above timing (both write and read cycle). 35. I/O<sub>0R</sub> = I/O<sub>0L</sub> = LOW (request semaphore);  $\overline{\text{CE}}_{R}$  =  $\overline{\text{CE}}_{L}$  = HIGH. 36. Semaphores are reset (available to both ports) at cycle start.

- 37. If t<sub>SPS</sub> is violated, the semaphore is definitely obtained by one side or the other, but which side gets the semaphore is unpredictable.



Figure 11. Timing Diagram of Read with  $\overline{BUSY}$  (M/S = HIGH) [38]




Figure 12. Write Timing with Busy Input ( $M/\overline{S} = LOW$ )






Figure 13. Busy Timing Diagram No.1 (CE Arbitration) [39]






Figure 14. Busy Timing Diagram No. 2 (Address Arbitration) [39]

#### Left Address Valid First:



### **Right Address Valid First:**




#### Note

39. If t<sub>PS</sub> is violated, the busy signal is asserted on one side or the other, but there is no guarantee to which side BUSY is asserted.



Figure 15. Interrupt Timing Diagrams



<sup>40.</sup>  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } \overline{R/W}_L)$  is deasserted first. 41.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last.



#### Architecture

The CY7C027 and CY7C028 consist of an array of 32K and 64K words of 16 bits each of dual-port RAM cells, I/O and address lines, and control signals (CE, OE, R/W). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a BUSY pin is provided on each port. Two interrupt (INT) pins can be used for port-to-port communication. Two semaphore (SEM) control pins are used for allocating shared resources. With the M/S pin, the devices can function as a master (BUSY pins are outputs) or as a slave (BUSY pins are inputs). The devices also have an automatic power down feature controlled by CE. Each port is provided with its own output enable control (OE), which allows data to be read from the device.

## **Functional Description**

#### **Write Operation**

Data must be set up for a duration of t<sub>SD</sub> before the rising edge of R/W to guarantee a valid write. A write operation is controlled by either the R/W pin (see Figure 7 on page 11) or the CE pin (see Figure 8 on page 11). Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must occur before the data is read on the output; otherwise the data read is not deterministic. Data is valid on the port  $t_{DDD}$  after the data is presented on the other port.

#### **Read Operation**

When reading the device, the user must assert both the  $\overline{OE}$  and  $\overline{CE}$  pins. Data is available  $t_{ACE}$  after  $\overline{CE}$  or  $t_{DOE}$  after  $\overline{OE}$  is asserted. If the user wishes to access a semaphore flag, then the  $\overline{SEM}$  pin must be asserted instead of the  $\overline{CE}$  pin, and  $\overline{OE}$  must also be asserted.

#### Interrupts

The upper two memory locations may be used for message passing. The highest memory location (7FFF for the CY7C027, FFFF for the CY7C028) is the mailbox for the right port and the second-highest memory location (7FFE for the CY7C027, FFFE for the CY7C028) is the mailbox for the left port. When one port writes to the other port's mailbox, an interrupt is generated to the owner. The interrupt is reset when the owner reads the contents of the mailbox. The message is user defined.

Each port can read the other port's mailbox without resetting the interrupt. The active state of the busy signal (to a port) prevents the port from setting the interrupt to the winning port. Also, an active busy to a port prevents that port from reading its own mailbox and, thus, resetting the interrupt to it.

If an application does not require message passing, do not connect the interrupt pin to the processor's interrupt request input pin.

The operation of the interrupts and their interaction with Busy is summarized in Table 2.

### **Busy**

The CY7C027 and CY7C028 provide on-chip arbitration to resolve simultaneous memory location access (contention). If both ports'  $\overline{\text{CE}}$ s are asserted and an address match occurs within  $t_{PS}$  of each other, the busy logic determines which port has access. If  $t_{PS}$  is violated, one port definitely gains permission to the location, but it is not predictable which port gets that permission.  $\overline{\text{BUSY}}$  is asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{\text{CE}}$  is taken LOW.

#### Master/Slave

A M/S pin is provided to expand the word width by configuring the device as either a master or a slave. The BUSY output of the master is connected to the BUSY input of the slave. This allows the device to interface to a master device with no external components. Writing to slave devices must be delayed until after the BUSY input has settled (t<sub>BLC</sub> or t<sub>BLA</sub>), otherwise, the slave chip may begin a write cycle during a contention situation. When tied HIGH, the M/S pin allows the device to be used as a master and, therefore, the BUSY line is an output. BUSY can then be used to send the arbitration outcome to a slave.

#### **Semaphore Operation**

The CY7C027 and CY7C028 provide eight semaphore latches, which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a zero to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore, SEM or OE must be deasserted for t<sub>SOP</sub> before attempting to read the semaphore. The semaphore value is available  $t_{SWRD}$  +  $t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a zero), it assumes control of the shared resource, otherwise (reads a one) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a one), the left side succeeds in gaining control of the semaphore. If the left side no longer requires the semaphore, a one is written to cancel its request.

Semaphores are accessed by asserting  $\overline{SEM}$  LOW. The  $\overline{SEM}$  pin functions as a chip select for the semaphore latches ( $\overline{CE}$  must remain HIGH during  $\overline{SEM}$  LOW). A<sub>0-2</sub> represents the semaphore address.  $\overline{OE}$  and R/W are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a zero is written to the left port of an available semaphore, a one appears at the same semaphore address on the right port. That semaphore can now only be modified by the side showing zero (the left port in this case). If the left port now relinquishes control by writing a one to the semaphore, the semaphore is set to one for both sides. However, if the right port had requested the semaphore (written a zero) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all sixteen/eighteen data lines output the semaphore value. The read value is latched in an



output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{\mbox{\footnotesize SPS}}$  of each other, the semaphore is

definitely obtained by one side or the other, but there is no guarantee which side controls the semaphore.

Table 1. Non-Contending Read/Write

		Inp	uts			Ou	tputs	
CE	R/W	OE	UB	LB	SEM	I/O <sub>8</sub> -I/O <sub>15</sub>	I/O <sub>0</sub> –I/O <sub>7</sub>	Operation
Н	Х	Х	Х	Х	Н	High Z	High Z	Deselected: Power Down
Х	Х	Х	Н	Н	Н	High Z	High Z	Deselected: Power Down
L	L	Х	L	Н	Н	Data In	High Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High Z	Data In	Write to Lower Byte Only
L	L	Х	L	L	Н	Data In	Data In	Write to Both Bytes
L	Н	L	L	Н	Н	Data Out	High Z	Read Upper Byte Only
L	Н	L	Н	L	Н	High Z	Data Out	Read Lower Byte Only
L	Н	L	L	L	Н	Data Out	Data Out	Read Both Bytes
Х	Х	Н	Х	Х	Х	High Z	High Z	Outputs Disabled
Н	Н	L	Х	Х	L	Data Out	Data Out	Read Data in Semaphore Flag
Х	Н	L	Н	Н	L	Data Out	Data Out	Read Data in Semaphore Flag
Н		Х	Х	Х	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
Х		Х	Н	Н	L	Data In	Data In	Write D <sub>IN0</sub> into Semaphore Flag
L	Х	Х	L	Х	L			Not Allowed
L	Х	Х	Х	L	L			Not Allowed

Table 2. Interrupt Operation Example (assumes  $\overline{BUSY}_L = \overline{BUSY}_R = HIGH)^{[42]}$ 

	Left Port					Right Port				
Function	R/W <sub>L</sub>	CEL	OEL	A <sub>0L-14L</sub>	INT	R/W <sub>R</sub>	CER	OER	A <sub>0R-14R</sub>	INT <sub>R</sub>
Set Right INT <sub>R</sub> Flag	L	L	Х	7FFF	Х	Х	Х	Х	Х	L <sup>[43]</sup>
Reset Right INT <sub>R</sub> Flag	Х	Х	Х	Х	Х	Х	L	L	7FFF	H <sup>[44]</sup>
Set Left INT <sub>L</sub> Flag	Х	Х	Х	X	L <sup>[44]</sup>	L	L	Х	7FFE	Х
Reset Left INT <sub>L</sub> Flag	Х	L	L	7FFE	H <sup>[43]</sup>	Х	Х	Х	Х	Х

<sup>42.</sup>  $A_{0l-15l}$  and  $A_{0R-15R}$ , FFFF/FFE for the CY7C028. 43. If  $\frac{BUSY_{l}}{BUSY_{R}}$  = L, then no change. 44. If  $\frac{BUSY_{R}}{BUSY_{R}}$  = L, then no change.



**Table 3. Semaphore Operation Example** 

Function	I/O <sub>0</sub> -I/O <sub>15</sub> Left	I/O <sub>0</sub> –I/O <sub>15</sub> Right	Status
No action	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Right port writes 0 to semaphore	0	1	No change. Right side has no write access to semaphore
Left port writes 1 to semaphore	1	0	Right port obtains semaphore token
Left port writes 0 to semaphore	1	0	No change. Left port has no write access to semaphore
Right port writes 1 to semaphore	0	1	Left port obtains semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free
Right port writes 0 to semaphore	1	0	Right port has semaphore token
Right port writes 1 to semaphore	1	1	Semaphore free
Left port writes 0 to semaphore	0	1	Left port has semaphore token
Left port writes 1 to semaphore	1	1	Semaphore free



## **Ordering Information**


## 32 K × 16 Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C027-20AXC	A100	100-pin TQFP (Pb-free)	Commercial
	CY7C027-20AXI	A100	100-pin TQFP (Pb-free)	Industrial
	CY7C027-20AXIT	A100	100-pin TQFP (Pb-free)	Industrial

## 64 K × 16 Asynchronous Dual-Port SRAM

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C028-15AXC	A100	100-pin TQFP (Pb-free)	Commercial
	CY7C028-15AI	A100	100-pin TQFP	Industrial
	CY7C028-15AXI	A100	100-pin TQFP (Pb-free)	Industrial

## **Ordering Code Definitions**






## **Package Diagram**

Figure 16. 100-pin TQFP (14 × 14 × 1.4 mm) A100SA Package Outline, 51-85048

100 Lead Thin Plastic Quad Flatpack 14 X 14 X 1.4mm — A100





## **Acronyms**

Acronym	Description			
CE	Chip Enable			
CMOS Complementary Metal Oxide Semiconductor				
I/O Input/Output				
ŌĒ	Output Enable			
SRAM Static Random Access Memory				
TQFP Thin Quad Flat Pack				
TTL	Transistor-Transistor Logic			

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	110190	SZV	09/29/01	Change from Spec number: 38-00666 to 38-06042
*A	122292	RBI	12/27/02	Updated Maximum Ratings (Added Power up requirements).
*B	236765	YDT	6/23/04	Updated Features (Removed cross information from this section).
*C	377454	PCX	See ECN	Updated Ordering Information (Added Pb-free Logo, added Pb-free parts to ordering information namely CY7C027-20AXC, CY7C028-12AXC, CY7C028-15AXC, CY7C028-15AI, CY7C028-15AXI).
*D	2623540	VKN / PYRS	12/17/08	Updated Ordering Information (Added CY7C027-15AXI in the Ordering information table).
*E	2897217	RAME	03/22/2010	Updated Ordering Information (Updated part numbers). Updated Package Diagram.
*F	3111417	ADMU	12/15/2010	Added Ordering Code Definitions.
*G	3352028	ADMU	08/23/2011	Updated Features (Removed CY7C037/CY7C038 information and also removed -12 speed bin information).  Updated Functional Description (Removed CY7C037/CY7C038 information) Updated Pin Configurations (Removed CY7C037/CY7C038 information).  Updated Selection Guide (Removed CY7C037/CY7C038 information and also removed -12 speed bin information).  Updated Electrical Characteristics (Removed CY7C037/CY7C038 information and also removed -12 speed bin information).  Updated AC Test Loads and Waveforms (Removed -12 speed bin information) Updated Switching Characteristics (Removed CY7C037/CY7C038 information and also removed -12 speed bin information).  Updated Package Diagram.  Added Acronyms and Units of Measure.  Updated in new template.
*H	3721632	ADMU	08/23/2012	Updated Operating Range (Removed the Note "Industrial parts are available in CY7C028 only." and its reference).  Updated Electrical Characteristics (Removed the Note "Industrial parts are available in CY7C028 only." and its reference).  Updated Ordering Information (Updated part numbers).  Updated Package Diagram (spec 51-85048 (Changed revision from *E to *G))
*	3846315	SMCH	12/19/2012	Updated Ordering Information (Updated part numbers).
*J	4106180	SMCH	08/28/2013	Updated Pin Configurations: Updated Figure 1 (Removed overline on "R" in "CE1R" in pin 63). Updated Package Diagram: spec 51-85048 – Changed revision from *G to *H. Updated in new template. Completing Sunset Review.
*K	4580622	SMCH	11/26/2014	Added related documentation hyperlink in page 1. Updated Figure 16 in Package Diagram (spec 51-85048 *H to *I).



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

## PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Community | Forums | Blogs | Video | Training

## **Technical Support**

cypress.com/go/support

© Cypress Semiconductor Corporation, 2001-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Cypress Semiconductor:

 $\frac{\text{CY7C027-20AXC}}{\text{CY7C027-20AXI}} \; \frac{\text{CY7C028-15AXC}}{\text{CY7C028-15AXI}} \; \frac{\text{CY7C028V-20AC}}{\text{CY7C027-20AXIT}} \; \frac{\text{CY7C027-20AXIT}}{\text{CY7C027-20AXI}}$