

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor dates sheds, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor dates sheds and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use on similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor and its officers, employees, subsidiaries, affliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any lay bed ON Semiconductor and its officers, employees, ween if such claim alleges that ON Semiconductor was negligent regarding the d



FMS6404 Precision Composite Video Output with Sound Trap and Group Delay Compensation

Features

SEMICONDUCTOR

- 7.6MHz 5th-Order Composite Video Filter
- 14dB Notch at 4.425MHz to 4.6MHz for Sound Trap Capable of Handling Stereo
- 50dB Stopband Attenuation at 27MHz on CV Output
- > 0.5dB Flatness to 4.2MHz on CV Output
- Equalizer and Notch Filter for Driving RF Modulator with Group Delay of -180ns
- No External Frequency Selection Components or Clocks
- < 5ns Group Delay on CV Output</p>
- AC-Coupled Input
- AC- or DC-Coupled Output
- Capable of PAL Frequency for CV
- Continuous Time Low-Pass Filters
- <1.4% Differential Gain with 0.7° Differential Phase on CV Channel
- Integrated DC Restore Circuitry with Low Tilt

Applications

- Cable Set-Top Boxes
- Satellite Set-Top Boxes
- DVD Players

Description

The FMS6404 is a single composite video 5th-order Butterworth low-pass video filter optimized for minimum overshoot and flat group delay. The device contains an audio trap that removes video information in a spectral location of the subsequent RF audio carrier. The group delay compensation circuit pre-distorts the signal to compensate for the inherent receiver intermediate frequency (IF) filter's group delay distortion.

In a typical application, the composite video from the DAC is AC coupled into the filter. The CV input has DC-restore circuitry to clamp the DC input levels during video synchronization. The clamp pulse is derived from the CV channel.


All outputs are capable of driving $2V_{PP}$, AC- or DCcoupled, into either a single or dual video load. A single video load consists of a series 75Ω impedance matching resistor connected to a terminated 75Ω line. This presents a total of 150Ω of loading to the part. A dual load would be two of these in parallel, which presents a total of 75Ω to the part. The gain of the CV signal is 6dB with $1V_{PP}$ input levels. All video channels are clamped during synchronization to establish the appropriate output voltage reference levels.

Related Resources

- AN-6024 FMS6xxx Product Series Understanding Analog Video Signal Clamps, Bias, DC Restore, and AC or DC coupling Methods
- AN-6041 PCB Layout Considerations for Video Filter / Drivers

Ordering Information

| Part Number | Operating Temperature Range | Package | Packing Method | |
|-------------|--------------------------------|---|------------------------|--|
| FMS6404CSX | -40°C to +70°C | 8-Lead, Small-Outline Integrated Circuit (SOIC), JEDEC MS-012, .150" Narrow Body | 2500 Units per Reel | |



| Pin# | Name | Туре | Description |
|------|----------|--------|--|
| 1 | CV In | Input | Composite video input |
| 2 | EQ_Notch | Output | Composite video output to RF modulator |
| 3 | GND | Power | Device ground connection |
| 4 | NC | NA | No connection |
| 5 | NC | NA | No connection |
| 6 | NC | NA | No connection |
| 7 | Vcc | Power | Device power connection |
| 8 | CV Out | Output | Composite video output |

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | | Max. | Unit |
|------------------|---------------------------------------|--|----------------------|------|
| V _{CC} | DC Supply Voltage | | 6.0 | V |
| V _{IO} | Analog and Digital I/O | | V _{CC} +0.3 | V |
| V _{OUT} | Maximum Output Current, Do Not Exceed | | 100 | mA |

Electrostatic Discharge Information

| Symbol | Parameter | | Unit |
|--------|-----------------------------------|---|------|
| ESD | Human Body Model, JESD22-A114 | 8 | kV |
| ESD | Charged Device Model, JESD22-C101 | 2 | κv |

Reliability Information

| Symbol | Parameter | | Тур. | Max. | Unit |
|------------------|---|--|------|------|------|
| TJ | Junction Temperature | | | +150 | °C |
| T _{STG} | Storage Temperature Range | | | +150 | °C |
| TL | Lead Temperature (Soldering, 10 Seconds) | | | +300 | °C |
| JA | JA Thermal Resistance, JEDEC Standard, Multilayer Test Board, Still Air | | 90 | | °C/W |

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | | Тур. | Max. | Unit |
|----------------|-----------------------------|--|------|------|------|
| T _A | Operating Temperature Range | | | +70 | °C |
| Vcc | Supply Voltage Range | | 5.00 | 5.25 | V |

DC Electrical Characteristics

 $T_A=25^{\circ}C$, $V_{CC}=5.0V$, $R_S=37.5\Omega$, all inputs are AC-coupled with 0.1μ F, and all outputs are AC coupled with 220μ F into 150Ω load; unless otherwise noted.


| Symbol Parameter | | Condition | Min. | Тур. | Max. | Unit |
|--|---------------------------|---------------------------------|------|------|------|----------|
| V _{CC} | Supply Voltage Range | V _S Range | 4.75 | 5.00 | 5.25 | V |
| lcc | Quiescent Supply Current | V _S =+5.0V, No Load | 50 | 70 | 90 | mA |
| V _{IN} | Video Input Voltage Range | Referenced to GND if DC Coupled | | 1.4 | | V_{PP} |
| PSRR Power Supply Rejection Ratio | | DC | | -50 | | dB |
| I _{SC} Output Short Circuit Current | | CV, EQ_NOTCH to GND | | 85 | | mA |

AC Electrical Characteristics

 $T_A=25^{\circ}C$, $V_{CC}=5.0V$, $R_S=37.5\Omega$, all inputs are AC-coupled with 0.1μ F, and all outputs are AC coupled with 220μ F into 150Ω load, unless otherwise noted.

| Symbol | Parameter | Condition | Min. | Тур. | Max. | Unit |
|-------------------------|---|--|------|------|------|------|
| AV_{CV} | Low Frequency Gain CV _{OUT} | at 400kHz | 5.8 | 6.0 | 6.2 | dB |
| AV_{EQ} | Low Frequency Gain (EQ_NOTCH) | at 400kHz | 5.7 | 6.0 | 6.4 | dB |
| CV _{sync} | CV _{OUT} Output Level (During Sync) | Sync Present on CV _{IN} (After 6dB Gain) | | 0.35 | 0.50 | V |
| EQ _{sync} | EQ_NOTCH Output Level (During Sync) | Sync Present on CV _{IN} (After 6dB Gain) | | 0.35 | 0.50 | V |
| t _{CLAMP} | Clamp Response Time CV _{OUT} | Settled to within 10mV | | 5 | | ms |
| f _{FLAT} | Gain Flatness to 4.2MHz CV _{OUT} | | -0.5 | 0 | 0.5 | dB |
| f _C | -3dB Bandwidth | CV _{OUT} Channel | 6.7 | 7.6 | | MHz |
| f _{SB} | Stopband Attenuation CV_{OUT} | at 27MHz | 40 | 50 | | dB |
| dG | Differential Gain | CV _{OUT} | | 1.4 | 3.0 | % |
| dq | Differential Phase | CV _{OUT} | | 0.7 | 1.5 | 0 |
| THD | Output Distortion | V _{OUT} =1.4V _{pp} at 3.58MHz | | 0.3 | | % |
| X _{TALK} | Crosstalk | V _{OUT} =1.4V _{pp} at 3.58MHz | | -50 | | dB |
| SNR | SNR CV _{OUT} Channel | NTC-7 Weighting 4.2MHz Low-Pass V _{IN} =714mV, V _{OUT} =1.428V _{PP} /1.010Vrms | 70 | 75 | | dB |
| | SNR EQ_NOTCH Channel | NTC-7 Weighting 4.2MHz Low-Pass V _{IN} =714mV V _{OUT} =1.428Vpp/1.010Vrms | 65 | 70 | | dB |
| t _{pd} | Propagation Delay | at 400kHz | | 112 | | ns |
| GD | Group Delay CVOUT | at 3.58MHz (Reference to 400KHz) | -5 | 0 | 5 | ns |
| t _{CLGCV} | Chroma-Luma Gain CV _{OUT} | f=3.58MHz (Reference to 400kHz) | 98 | 100 | 102 | % |
| t _{CLDCV} | Chroma-Luma Delay CV _{OUT} | f=3.58MHz (Reference to 400kHz) | -10 | 0 | 10 | ns |
| t _{GDEQ} | Group Delay EQ_NOTCH | f=3.58MHz (Reference to 400kHz) | -195 | -180 | -165 | ns |
| t _{CLGEQ} | Chroma-Luma Gain EQ_NOTCH | f=3.58MHz (Reference to 400kHz) | 95 | 100 | 105 | % |
| t _{CLDEQ} | Chroma-Luma Delay EQ_NOTCH | f=3.58MHz (Reference to 400kHz) | -195 | -180 | -165 | ns |
| dG_{EQ} | Differential Gain | EQ_NOTCH Channel | | 0.3 | 1.0 | % |
| dq_{EQ} | Differential Phase | EQ_NOTCH Channel | | 0.30 | 0.75 | % |
| MCF | Modulator Channel Flatness | EQ_NOTCH from 400kHz to 3.75MHz | -0.5 | 0 | 0.5 | dB |
| AV_{PK} | Gain Peaking | EQ_NOTCH from >3.75MHz to 4.2MHz | -0.5 | 0 | 0.5 | dB |
| Atten1 | Notch Attenuation 1 | EQ_NOTCH at 4.425MHz | 14 | | | dB |
| Atten2 | Notch Attenuation 2 | EQ_NOTCH at 4.5MHz | 20 | | | dB |
| Atten3 | Notch Attenuation 3 | EQ_NOTCH at 4.6MHz | 14 | | | dB |
| t _{PASS} | Passband Group Delay EQ_NOTCH | f=400kHz to f=3MHz | -35 | | 35 | ns |

Typical Performance Characteristics Unless otherwise noted, $T_A = 25^{\circ}$ C, $V_{CC} = 5.0$ V, $R_s = 37.5\Omega$, and AC-coupled output into 150 Ω load, CV_{OUT}. 10 140 0 Ż 120 P 100 -10 Delay (ns) Gain (dB) -20 80 Frequency Gain Mkr 60 -30 400kHz 6dB Ref 3 -40 6.53MHz -1dB BW 40 1 7.87MHz -3dB BW 2 20 -50 27MHz -44.66dB 3 = 8.2MHz (111.35ns) = 50.66dB = Gain, - Gain, -60 0 5 20 25 30 5 15 30 400kHz 10 15 400kHz 10 20 25 Frequency (MHz) Frequency (MHz) Figure 3. Frequency Response Figure 4. Group Delay vs. Frequency 2.0 0.8 Min = -0.00 Min = -0.01 NTSC NTSC Max = 1.17Max = 0.59 ppMax = 1.16 Differential Phase (deg) ppMax = 0.60 1.5 0.6 Differential Gain (%) 1.0 0.4 0.5 0.2 0 0 -0.5 -0.2 1st 2nd 3rd 4th Sth 6th 1st 2nd 3rd 4th 5th 6th Figure 5. **Differential Gain** Figure 6. **Differential Phase** -60 -65 -70 -75 Noise (dB) -80 -85 -90 -95 -100 -105 -110 0 1.0 2.0 3.0 4.0 5.0 Frequency (MHz) Figure 7. Noise vs. Frequency



Applications Information

Layout Considerations

General layout and supply bypassing play a major role in high-frequency performance and thermal characteristics. Fairchild offers a four-layer board with full power and ground planes board to guide layout and aid device evaluation. Following this layout configuration provides optimum performance and thermal characteristics for the device. For best results, follow the steps and recommended routing rules below.

Recommended Routing / Layout Rules

- Do not run analog and digital signals in parallel.
- Use separate analog and digital power planes to supply power.
- Traces must run on top of the ground plane.
- No trace should run over ground/power splits.
- Avoid routing at 90-degree angles.
- Minimize clock and video data trace length differences.
- Include 10µF and 0.1µF ceramic power supply bypass capacitors.
- Place the 0.1µF capacitor within 2.54mm (0.1in) of the device power pin.
- Place the 10µF capacitor within 19.05mm (0.75in) of the device power pin.
- For multi-layer boards, use a large ground plane to help dissipate heat.
- For two-layer boards, use a ground plane that extends beyond the device body at least 12.7mm (0.5in) on all sides. Include a metal paddle under the device on the top layer.
- Minimize all trace lengths to reduce series inductance.

Output Considerations

The outputs are DC offset from the input by 150mV; therefore, $V_{OUT} = 2 \cdot V_{IN}$ DC + 150mV. This offset is required for optimal performance from the output driver and is held at the minimum value to decrease the standing DC current into the load. Since the FMS6404 has a 2 x (6dB) gain, the output is typically connected via a 75 Ω -series back-matching resistor, followed by the 75 Ω video cable. Due to the inherent divide-by-two of this configuration, the blanking level at the load of the video signal is always less than 1V. When AC-coupling the output, ensure that the coupling capacitor passes the lowest frequency content in the video signal and that line time distortion (video tilt) is kept as low as possible.

The selection of the coupling capacitor is a function of the subsequent circuit input impedance and the leakage current of the input being driven. To obtain the highest quality output video signal, the series termination resistor must be placed as close to the device output pin as possible. This greatly reduces the parasitic capacitance and inductance effect on the output driver. The distance from the device pin to the series termination resistor should be no greater than 2.54mm (0.1in).




Figure 14. Termination Resistor Placement

Thermal Considerations

Since the interior of most systems, such as set-top boxes, TVs, and DVD players; is at +70°C; consideration must be given to providing an adequate heat sink for the device package for maximum heat dissipation. When designing a system board, determine how much power each device dissipates. Ensure that devices of high power are not placed in the same location, such as directly above (top plane) or below (bottom plane) each other on the PCB.

PCB Thermal Layout Considerations

- Understand the system power requirements and environmental conditions.
- Maximize thermal performance of the PCB.
- Consider using 70µm of copper for high-power designs.
- Make the PCB as thin as possible by reducing FR4 thickness.
- Use vias in power pad to tie adjacent layers together.
- Remember that baseline temperature is a function of board area, not copper thickness.
- Modeling techniques provide a first-order approximation.




Figure 15. 8-Lead, Small-Outline Integrated Circuit (SOIC), JEDEC MS-012, .150" Narrow Body

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <u>http://www.fairchildsemi.com/packaging/</u>.

FAIRCHILD SEMICONDUCTOR TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks The Power Franchise® 2Cool™ **FPSTM** PDP SPM™ AccuPower**™** F-PFS™ Power-SPM™ wer Auto-SPM™ FRFET® PowerTrench® franchise Global Power Resource^s AX-CAP™* PowerXS™ TinyBoost**™** Green FPS™ BitSiC™ Programmable Active Droop™ TinyBuck™ Green FPS™ e-Series™ QFĚT Build it Now™ TinyCalc™ QS™ CorePLUS™ Gmax™ TinyLogic[®] GTO™ Quiet Series™ CorePOWER™ TINYOPTOM IntelliMAX™ RapidConfigure™ CROSSVOL7™ TinyPower™ ISOPI ANART# CTL™ ⊃™ TinyPWM™ Making Small Speakers Sound Louder Current Transfer Logic™ TinyWire™ Saving our world, 1mW/W/kW at a time™ DEUXPEED and Better™ SignalWise™ TranSiC™ Dual Cool™ MegaBuck™ SmartM ax™ TriFault Detect™ MIČROCOUPLER™ EcoSPARK[®] TRUECURRENT®* SMART START™ MicroFET™ EfficientMax™ Solutions for Your Success™ uSerDes™ MicroPak™ **f**® ESBC™ SPM® MicroPak2™ **STEALTH™** MillerDrive™ SuperFET[®] Fairchild® UHC MotionM a×™ SuperSOT™-3 Fairchild Semiconductor® Ultra FRFET™ Motion-SPM** SuperSOT™6 UniFET™ FACT Quiet Series™ mWSaver™ SuperSOT™8 VCX™ FACT OptoHiT™ FAST® SupreMOS® VisualMax™ **OPTOLOGIC®** FastvCore™ SyncFET™ VoltagePlus™ **OPTOPLANAR**[®] Sync-Lock™ **FETBench™** XS™ FlashWriter®* * Trademarks of System General Corporation, used under license by Fairchild Semiconductor. DISCLAIMER FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are 2. A critical component in any component of a life support, device, or intended for surgical implant into the body or (b) support or sustain system whose failure to perform can be reasonably expected to life, and (c) whose failure to perform when properly used in cause the failure of the life support device or system, or to affect its accordance with instructions for use provided in the labeling, can be safety or effectiveness reasonably expected to result in a significant injury of the user. ANTI-COUNTERFEITING POLICY Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical

PRODUCT STATUS DEFINITIONS

| Definition of Terms | | | | | | |
|--------------------------|-----------------------|--|--|--|--|--|
| Datasheet Identification | Product Status | Definition | | | | |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice. | | | | |
| | | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. | | | | |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. | | | | |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. | | | | |

and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global

problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

Rev. 158

FMS6404 — Precision Composite Video Output with Sound Trap and Group

Delay Compensation

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Fairchild Semiconductor: <u>FMS6404CSX</u>