# 5kV Isolated 20Mbps Half-Duplex PROFIBUS/ RS-485 Transceivers with ±35kV ESD Protection

### **General Description**

The MAX14941/MAX14942 isolated RS-485/PROFIBUS-DP transceivers provide 5000V<sub>RMS</sub> (60s) of galvanic isolation between the cable-side (RS-485 driver/receiver-side) and the UART-side of the device. Isolation improves communication by breaking ground loops and reduces noise when there are large differences in ground potential between ports. These devices allow for robust communication up to 20Mbps.

An integrated LDO provides a simple and space-efficient architecture for providing power to the cable side of the IC.


Each device includes one half-duplex driver/receiver channel. The receiver is 1/4-unit load, allowing up to 128 transceivers on a common bus.

Integrated true fail-safe circuitry ensures a logic-high on the receiver output when inputs are shorted or open. Undervoltage lockout disables the driver when cable-side or UART-side power supplies are below functional levels.

The driver outputs/receiver inputs are protected from ±35kV electrostatic discharge (ESD) to GNDB on the cable side, as specified by the Human Body Model (HBM).

The MAX14941/MAX14942 are available in a wide-body 16-pin SOIC package and operate over the -40°C to +105°C temperature range.

# **Functional Diagram**



### **Benefits and Features**

- High-Performance Transceiver Enables Flexible Designs
  - Integrated LDO for Cable-Side Power
  - Compliant with RS-485 EIA/TIa-485 Standard
  - · 20Mbps Maximum Data Rate
  - · Allows Up to 128 Devices on the Bus
- Integrated Protections Ensures Robust Communication
  - ±35kV ESD (HBM) on Driver Outputs/Receiver Inputs
  - 5kV<sub>RMS</sub> Withstand Isolation Voltage for 60s (VISO)
  - 1200VPEAK Maximum Repetitive Peak-Isolation Voltage (VIORM)
  - 848V<sub>RMS</sub> Maximum Working-Isolation Voltage (VIOWM)
  - > 30 Years Lifetime at Rated Working Voltage
  - Withstands ±10kV Surge per IEC 61000-4-5
  - · Thermal Shutdown

## **Safety Regulatory Approvals Pending**

- UL According to UL1577
- cUL According to CSA Bulletin 5A
- VDE 0884-10

### **Applications**

- Industrial Automation Equipment
- Programmable Logic Controllers
- HVAC
- Power Meters

Ordering Information appears at end of data sheet.

The PROFIBUS PROCESS FIELD BUS logo is a registered trademark of PROFIBUS and PROFINET International (PI)



# 5kV Isolated 20Mbps Half-Duplex PROFIBUS/ RS-485 Transceivers with ±35kV ESD Protection

## **Absolute Maximum Ratings**

V <sub>DDA</sub> to GNDA	0.3V to +6V	Continuous Power Dissipation ( $T_A = +70^{\circ}$ )	C)
V <sub>DDB</sub> to GNDB	0.3V to +6V	16-pin W SOIC (derate 14.1mW/°C	
V <sub>LDO</sub> to GNDB	0.3V to +16V	above +70°C)	1126.8mW
TXD, DE, RE, PV to GNDA	0.3V to +6V	Operating Temperature Range	40°C to +105°C
SBA, RXD to GNDA	0.3V to (V <sub>DDA</sub> + 0.3V)	Junction Temperature	+150°C
DEM to GNDB	0.3V to (V <sub>DDB</sub> + 0.3V)	Storage Temperature Range	65°C to +150°C
A, B to GNDB	8V to +13V	Lead Temperature (soldering, 10s)	+300°C
Short Circuit Duration (RXD, SBA	to GNDA,	Soldering Temperature (reflow)	+260°C
A, B, DEM ,VDDR to GNDB)	Continuous		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Package Thermal Characteristics (Note 1)**

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )......71°C/W Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )......23°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

### **DC Electrical Characteristics**

(VDDA – VGNDA = 1.71V to 5.5V, VDDB – VGNDB = 4.5V to 5.5V, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VDDA – VGNDA = 3.3V, VDDB – VGNDB = 5V, VGNDA = VGNDB, and TA = +25°C.) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
POWER							
Cupply Voltage	$V_{DDA}$		1.71		5.5	V	
Supply Voltage	$V_{DDB}$		4.5		5.5	V	
Supply Current	I <sub>DDA</sub>	$V_{DDA}$ = 5V, DE = high, $\overline{RE}$ = TXD = low, RXD unconnected, no bus load		4	6.6	mA	
Сарру Сансін	I <sub>DDB</sub>	DE = high, $\overline{RE}$ = TXD = low, RXD unconnected, no bus load, V <sub>DDB</sub> = 5V		7.6	12.5	1117 (	
Undervoltage Lockout Thresh-	$V_{UVLOA}$	V <sub>DDA</sub> rising	1.50	1.58	1.65	V	
old	$V_{UVLOB}$	V <sub>DDB</sub> rising	2.55	2.7	2.85	V	
Undervoltage Lockout Thresh-	V <sub>UVHYSTA</sub>			50		mV	
old Hysteresis	V <sub>UVHYSTB</sub>			200			
LDO							
LDO Supply Voltage	V <sub>LDO</sub>	Relative to GNDB, LDO is on (Note 4)	4.68		14	V	
LDO Supply Current	ILDO	DE = high, TXD = low, no bus load, V <sub>LDO</sub> = 5V		7.7	12.9	mA	
LDO Output Voltage	$V_{DDB}$		4.5	5	5.5	V	
LDO Current Limit				300		mA	
Load Regulation		V <sub>LDO</sub> = 5.68V, I <sub>LOAD</sub> = 20mA to 40mA		0.19	1.7	mV/mA	
Line Regulation		V <sub>LDO</sub> = 5.68V to 14V, I <sub>LOAD</sub> = 20mA		0.12	1.8	mV/V	

# **DC Electrical Characteristics (continued)**

 $(V_{DDA}-V_{GNDA}=1.71V\ to\ 5.5V,\ V_{DDB}-V_{GNDB}=4.5V\ to\ 5.5V,\ T_{A}=T_{MIN}\ to\ T_{MAX},\ unless otherwise\ noted.$  Typical values are at  $V_{DDA}-V_{GNDA}=3.3V,\ V_{DDB}-V_{GNDB}=5V,\ V_{GNDA}=V_{GNDB},\ and\ T_{A}=+25^{\circ}C.)$  (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Dropout Voltage		V <sub>LDO</sub> = 4.68V, I <sub>DDB</sub> = 120mA			100	180	mV
Load Capacitance		Nominal value (No	te 8)	1		10	μF
LOGIC INTERFACE (TXD, RXD	, DE, RE, SBA,	PV, DEM)					
Input High Voltage	VIH	RE, TXD, DE, PV	2.25V < V <sub>DDA</sub> < 5.5V	0.7 x V <sub>DDA</sub>			V
pat i iigii voltago	YIII	to GNDA	1.71V < V <sub>DDA</sub> < 1.89V	0.78 x V <sub>DDA</sub>			·
Leaville and Mallana	, , , , , , , , , , , , , , , , , , ,	RE, TXD, DE, PV	2.25V < V <sub>DDA</sub> < 5.5V			8.0	.,
Input Low Voltage	V <sub>IL</sub>	to GNDA	1.71V < V <sub>DDA</sub> < 1.89V			0.6	V
Input Hysteresis	VHYS	RE, TXD, DE, PV	to GNDA		220		mV
Input Capacitance	C <sub>IN</sub>	RE, TXD, DE, PV,	f = 1MHz		2		pF
Input Pull-Up Current	l <sub>PU</sub>	TXD, PV		-10	-4.5	-1.5	μΑ
Input Pull-Down Current	I <sub>PD</sub>	DE, RE		1.5	4.5	10	μΑ
SBA Pull-Up Resistance	R <sub>SBA</sub>	MAX14942 only		3	5	8	kΩ
0.1	Vou	VOH NAV14041 only DEM to		V <sub>DDA</sub> - 0.4			- V
Output Voltage High	VOH	MAX14941 only, DEM to GNDB, IOUT = -4mA		V <sub>DDB</sub> - 0.4			
	V <sub>OL</sub>	RXD to GNDA, I <sub>OUT</sub> = 4mA				0.40	
Output Voltage Low		MAX14941 only, DEM to GNDB, IOUT = 4mA				0.40	V
		MAX14942 only, SBA to GNDA, IOUT = 4mA				0.45	
06		0V ≤ V <sub>RXD</sub> ≤ V <sub>DD</sub>	A, RE = low	-42			
Short Circuit Output Pull-Up Current	<sup>I</sup> SH_PU	MAX14941 only, 0 DE = high, PV = hi	V ≤ V <sub>DEM</sub> ≤ V <sub>DDB</sub> , gh	-42			mA
		0V ≤ V <sub>RXD</sub> ≤ V <sub>DD</sub>	A, RE = low			+40	
Short Circuit Output Pull-Down	I <sub>SH_PD</sub>	MAX14941 only, 0V ≤ V <sub>DEM</sub> ≤ V <sub>DDB</sub> , DE = low, PV = high				+40	mA
Current	_	MAX14942 only, 0V ≤ VSBA ≤ VDDA, side B is powered and working				+60	
Tri-State Output Current	loz	$0V \le V_{RXD} \le V_{DDA}$ , $\overline{RE} = high$		-1		+1	μA
DRIVER							
Differential Driver Output		$R_L$ = 54Ω, TXD = I Figure 1a	nigh or low,	2.1			V
	IV <sub>OD</sub> I	$R_L$ = 100Ω, TXD = high or low, Figure 1a		2.9			V
		-7V ≤ V <sub>CM</sub> ≤ +12V	, Figure 1b	1.5		5	

# **DC Electrical Characteristics (continued)**

 $(V_{DDA}-V_{GNDA}=1.71V\ to\ 5.5V,\ V_{DDB}-V_{GNDB}=4.5V\ to\ 5.5V,\ T_{A}=T_{MIN}\ to\ T_{MAX},\ unless otherwise\ noted.$  Typical values are at  $V_{DDA}-V_{GNDA}=3.3V,\ V_{DDB}-V_{GNDB}=5V,\ V_{GNDA}=V_{GNDB},\ and\ T_{A}=+25^{\circ}C.)$  (Notes 2, 3)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
Differential Driver Peak-to-Peak Output	V <sub>ODPP</sub>	Figure 2 (Note 5)		4.0		6.8	V
Change in Magnitude of Differential Driver Output Voltage	$\Delta V_{OD}$	$R_L$ = 54Ω (Note 6)		-0.2		+0.2	V
Driver Common Mode Output Voltage	V <sub>OC</sub>	$R_L$ = 54Ω, Figure	1a		1.8	3	V
Change in Magnitude of Common-Mode Voltage	ΔV <sub>OC</sub>	$R_L$ = 54Ω, Figure	1a (Note 6)	-0.2		+0.2	V
Driver Short-Circuit Output		GNDB ≤ V <sub>OUT</sub> ≤ - (Note 7)	+12V, output low			+250	
Current	IOSD	-7V ≤ V <sub>OUT</sub> ≤ V <sub>DI</sub> (Note 7)	DB, output high	-250			mA
Driver Short-Circuit Foldback	IOSDF	$(V_{DDB} - 1V) \le V_{OUT} \le +12V$ , output low (Note 7, 8) $-7V \le V_{OUT} \le +1V$ , output high (Note 7, 8)		+15			mA
Output Current	10201					-15	
RECEIVER							
		DE = low, V <sub>DDB</sub>	V <sub>IN</sub> = +12V			+250	
Input Current (A and B)	I <sub>A</sub> , I <sub>B</sub>	= GNDB or 5.5V	V <sub>IN</sub> = -7V	-200			μΑ
Receiver Differential Threshold Voltage	VTH	-7V ≤ V <sub>CM</sub> ≤ +12\	1	-200	-125	-50	mV
Receiver Input Hysteresis	$\Delta V_{TH}$	V <sub>CM</sub> = 0V			15		mV
Receiver Input Resistance	R <sub>IN</sub>	-7V ≤ V <sub>CM</sub> ≤ +12\	/, DE = low	48			kΩ
Differential Input Capacitance	C <sub>A,B</sub>	Measured between A and B, DE = RE = low at 6MHz			8		pF
PROTECTION							
Thermal-Shutdown Threshold	T <sub>SHDN</sub>	Temperature Rising			+160		°C
Thermal-Shutdown Hysteresis	T <sub>HYST</sub>				15		°C
		Human Body Model			±35		
ESD Protection (A and B Pins to GNDB)		IEC 61000-4-2 Air	Gap Discharge		±12		kV
(רנטווע ט וווס נט טוייט)		IEC 61000-4-2 Co	ntact Discharge		±10		
ESD Protection (All Other Pins)		Human Body Mod	el		±4		kV

### **Switching Electrical Characteristics**

 $(V_{DDA} - V_{GNDA} = 1.71V \text{ to } 5.5V, V_{DDB} - V_{GNDB} = 4.5V \text{ to } 5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = 3.3V, V_{DDB} - V_{GNDB} = 5V, V_{GNDA} = V_{GNDB}, \text{ and } T_A = +25^{\circ}C.) \text{ (Note 8)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DYNAMIC						
Common Mode Transient Immunity	СМТІ	(Note 9)		35		kV/μs
Glitch Rejection		TXD, DE, RXD	10	17	29	ns
DRIVER						
Driver Propagation Delay	<sup>t</sup> DPLH, <sup>t</sup> DPHL	$R_L$ = 54 $\Omega$ , $C_L$ = 50pF, Figure 3 and Figure 4			68	ns
Differential Driver Output Skew  tDPLH - tDPHL	<sup>t</sup> DSKEW	$R_L$ = 54 $\Omega$ , $C_L$ = 50pF, Figure 3 and Figure 4			6	ns
Driver Differential Output Rise or Fall Time	tLH, tHL	$R_L$ = 54 $\Omega$ , $C_L$ = 50pF, Figure 3 and 4			15	ns
Maximum Data Rate	DR <sub>MAX</sub>		20			Mbps
Driver Enable to Output High	<sup>t</sup> DZH	R <sub>L</sub> = 500Ω, C <sub>L</sub> = 50pF, Figure 5			88	ns
Driver Enable to Output Low	t <sub>DZL</sub>	$R_L$ = 500Ω, $C_L$ = 50pF, Figure 6			88	ns
Driver Disable Time from Low	t <sub>DLZ</sub>	$R_L$ = 500Ω, $C_L$ = 50pF, Figure 6			80	ns
Driver Disable Time from High	tDHZ	$R_L = 500\Omega$ , $C_L = 50pF$ , Figure 5			80	ns
RECEIVER						
Receiver Propagation Delay	<sup>t</sup> RPLH, <sup>t</sup> RPHL	C <sub>L</sub> = 15pF, Figure 7 and 8 (Note 10)			68	ns
Receiver Output Skew   tRPLH - tRPHL	tRSKEW	C <sub>L</sub> = 15pF, Figure 7 and 8 (Note 10)			6	ns
Maximum Data Rate	DR <sub>MAX</sub>		20			Mbps
Receiver Enable to Output High	<sup>t</sup> RZH	$R_L$ = 1k $\Omega$ , $C_L$ = 15pF, S2 closed, Figure 9			20	ns
Receiver Enable to Output Low	<sup>t</sup> RZL	$R_L = 1k\Omega$ , $C_L = 15pF$ , S1 closed, Figure 9			30	ns
Receiver Disable Time From Low	t <sub>RLZ</sub>	$R_L$ = 1k $\Omega$ , $C_L$ = 15pF, S1 closed, Figure 9			20	ns
Receiver Disable Time From High	<sup>t</sup> RHZ	$R_L$ = 1k $\Omega$ , $C_L$ = 15pF, S2 closed, Figure 9			20	ns

- Note 2: All devices are 100% production tested at  $T_A = +25$ °C. Specifications over temperature are guaranteed by design.
- **Note 3:** All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their respective ground (GNDA or GNDB), unless otherwise noted.
- Note 4: V<sub>LDO</sub> max indicates voltage capability of the circuit. Power dissipation requirements may limit V<sub>LDO</sub> max to a lower value.
- Note 5: V<sub>ODPP</sub> is the difference in V<sub>OD</sub> when TXD is high and when TXD is low.
- **Note 6:**  $\Delta V_{OD}$  and  $\Delta V_{OC}$  are the changes in  $V_{OD}$  and  $V_{OC}$ , respectively, when the TXD input changes state.
- Note 7: The short circuit output current applies to the peak current just prior to current limiting.
- Note 8: Not production tested. Guaranteed by design.
- Note 9: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output states. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB. ΔV<sub>CM</sub> = 1kV.
- Note 10: Capacitive load includes test probe and fixture capacitance.

### **Insulation Characteristics**

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V <sub>PR</sub>	Method B1 = V <sub>IORM</sub> x 1.875 (t = 1s, partial discharge < 5pC)	2250	V <sub>P</sub>
Maximum Repetitive Peak Isolation Voltage	VIORM	(Note 11)	1200	V
Maximum Working Isolation Voltage	VIOWM	(Note 11)	848	VRMS
Maximum Transient Isolation Voltage	VIОТМ	t = 1s	8400	VP
Maximum Withstand Isolation Voltage	V <sub>ISO</sub>	t = 60s, f = 60Hz (Note 11, 12)	5000	V <sub>RMS</sub>
Maximum Surge Isolation Voltage	VISOM	IEC 61000-4-5, 1.2/50µs	10	kV
Insulation Resistance	$R_S$	T <sub>A</sub> = +150°C, V <sub>IO</sub> = 500V	> 10 <sup>9</sup>	Ω
Barrier Capacitance Input-to-Output	CIO	f = 1MHz	2	pF
Minimum Creepage Distance	CPG	Wide SOIC	8	mm
Minimum Clearance Distance	CLR	Wide SOIC	8	mm
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Resistance Index	CTI	Material Group II (IEC 60112)	575	
Climatic Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

 $\begin{array}{l} \textbf{Note 11:} \ V_{IORM}, \ V_{IOWM}, \ \text{and} \ V_{ISO} \ \text{are defined by the IEC 60747-5-5 standard.} \\ \textbf{Note 12:} \ \text{Product is qualified at } V_{ISO} \ \text{for 60 seconds.} \ 100\% \ \text{production tested at 120\% of } V_{ISO} \ \text{for 1 second.} \\ \end{array}$ 

## **Safety Regulatory Approvals (Pending)**

UL
The MAX14941/MAX14942 is certified under UL1577. For more details, see File E351759.
Rate up to 5000V <sub>RMS</sub> isolation voltage for basic insulation.
cUL
Pending
VDE
Pending
TUV
Pending




Figure 1. Driver DC Test Load




Figure 2. V<sub>ODPP</sub> Swing Under Profibus Equivalent Load Test




Figure 3. Driver Timing Test Circuit




Figure 4. Driver Propagation Delays




Figure 5. Driver Enable and Disable Times ( $t_{DHZ}$ ,  $t_{DZH}$ )




Figure 6. Driver Enable and Disable Times ( $t_{DZL}$ ,  $t_{DLZ}$ )




Figure 7. Receiver Propagation Delay Test Circuit




Figure 8. Receiver Propagation Delays







Figure 9. Receiver Enable and Disable Times


## **Typical Operating Characteristics**


(VDDA - VGNDA = 3.3V, VDDB - VGNDB = 5V, VGNDA = VGNDB, and TA = +25°C, unless otherwise noted.)



























# **Typical Operating Characteristics (continued)**


(VDDA - VGNDA = 3.3V, VDDB - VGNDB = 5V, VGNDA = VGNDB, and TA = +25°C, unless otherwise noted.)












# **Pin Configuration**



# **Pin Description**

Р	PIN		REFERENCE	FUNCTION
MAX14941	MAX14942	NAME	REFERENCE	FUNCTION
1	1	V <sub>DDA</sub>	GNDA	UART/Logic-Side Power Input. Bypass V <sub>DDA</sub> to GNDA with both 0.1μF and 1μF capacitors as close to the device as possible.
2, 8	2, 8	GNDA	-	UART/Logic-Side Ground. GNDA is the ground reference for digital signals.
3	3	RXD	GNDA	Receiver Data Output. Drive $\overline{RE}$ low to enable RXD. With $\overline{RE}$ low, RXD is high when $(V_A - V_B) > -50 \text{mV}$ and is low when $(V_A - V_B) < -200 \text{mV}$ . RXD is high when $V_{DDB}$ is less than $V_{UVLOB}$ . RXD is high impedance when $\overline{RE}$ is high.
4	4	RE	GNDA	Receiver Output Enable. Driver $\overline{RE}$ low or connect to GNDA to enable RXD. Drive $\overline{RE}$ high to disable RXD. RXD is high-impedance when $\overline{RE}$ is high. $\overline{RE}$ has an internal 4.5µA pull-down to GNDA.
5	5	DE	GNDA	Driver Output Enable. Drive DE high to enable bus driver outputs A and B. Drive DE low or connect to GNDA to disable A and B. A and B are high impedance when DE is low. DE has an internal 4.5µA pull-down to GNDA.
6	6	TXD	GNDA	Driver Input. With DE high, a low on TXD forces the noninverting output (A) low and the inverting output (B) high. Similarly, a high on TXD forces the noninverting output high and the inverting output low. TXD has an internal 4.5 $\mu$ A pull-up to VDDA.

# 5kV Isolated 20Mbps Half-Duplex PROFIBUS/ RS-485 Transceivers with ±35kV ESD Protection

# **Pin Description (continued)**

Р	PIN		DEFEDENCE	FUNCTION	
MAX14941	MAX14942	NAME	REFERENCE	FUNCTION	
7	-	PV	GNDA	Power Valid Input. Hold PV low to disable the driver while the supplies stabilize. Pull PV high when power is stable to enable the driver. PV has an internal 4.5µA pull-up to VDDA.	
-	7	SBA	GNDA	Side B Active Indicator Output. SBA asserts low when side B is powered and working. SBA has an internal 5kΩ pull-up resistor to VDDA.	
9, 15	9, 15	GNDB	-	Cable-Side Ground. GNDB is the ground reference for the internal LDO, the DEM output, and the Profibus/RS-485 bus signals.	
10	-	DEM	GNDB	Driver Enable Monitor Output. DEM is high when the transmitter is enabled. See the <i>Function Tables</i> for more information.	
14	10, 14	N.C.	-	No Connection. Not internally-connected.	
11	11	V <sub>LDO</sub>	GNDB	LDO Power Input. Connect a minimum voltage of 4.68V to $V_{LDO}$ to power the cable-side of the transceiver. Bypass $V_{LDO}$ to GNDB with both 0.1µF and 1µF capacitors as close to the device as possible. To disable the internal LDO, leave $V_{LDO}$ unconnected or connect to GNDB.	
12	12	Α	GNDB	Noninverting Receiver Input and Noninverting Driver Output	
13	13	В	GNDB	Inverting Receiver Input and Inverting Driver Output	
16	16	V <sub>DDB</sub>	GNDB	Cable-Side Power Input/Isolated LDO Power Output. Bypass V <sub>DDB</sub> to GNDB with both $0.1\mu\text{F}$ and $1\mu\text{F}$ capacitor as close to the device as possible. V <sub>DDB</sub> is the output of the internal LDO when power is applied to V <sub>LDO</sub> . When the internal LDO is not used (V <sub>LDO</sub> is unconnected or connected to GNDB), V <sub>DDB</sub> is the positive supply input for the cable-side of the IC.	

### **Function Tables**

	TRANSMITTING							
		INPUTS			OUTPUTS			
V <sub>DDA</sub>	V <sub>DDB</sub>	DE	TXD	PV**	Α	В	DEM**	
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	1	X	0	High-Z	High-Z	1	
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	1	1	1	1	0	1	
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	1	0	1	0	1	1	
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	0	X	Х	High-Z	High-Z	0	
< V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	X	X	Х	High-Z	High-Z	0	
≥ V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	X	X	Х	High-Z	High-Z	0	
< V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	X	X	Х	High-Z	High-Z	0	

<sup>\*</sup>Note: Drive DE low to disable the transmitter outputs. Drive DE high to enable the transmitter outputs. DE has an internal pull-down to GNDA.

<sup>\*\*</sup> MAX14941 only, X = Don't care

RECEIVING							
	INPU'	TS		OUTPUTS			
V <sub>DDA</sub>	V <sub>DDB</sub>	RE	( <b>v</b> <sub>A</sub> - <b>v</b> <sub>B</sub> )	RXD			
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	0	> -50mV	1			
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	0	< -200mV	0			
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	0	Open/Short	1			
≥ V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	1	Х	High-Z			
< V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	Х	Х	High-Z			
≥ V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	0	Х	1			
< V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	Х	X	High-Z			

<sup>\*</sup>Note: Drive  $\overline{RE}$  high to disable the receiver output. Drive  $\overline{RE}$  low to enable to receiver output.  $\overline{RE}$  has an internal pull-down to GNDA.

X = Don't care

SBA					
V <sub>DDA</sub>	$V_{DDB}$	SBA			
< V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	High			
< V <sub>UVLOA</sub>	≥ V <sub>UVLOB</sub>	High			
≥ V <sub>UVLOA</sub>	< V <sub>UVLOB</sub>	High			
≥ V <sub>UVLOA</sub>	≥V <sub>UVLOB</sub>	Low			

## 5kV Isolated 20Mbps Half-Duplex PROFIBUS/ RS-485 Transceivers with ±35kV ESD Protection

### **Detailed Description**

The MAX14941/MAX14942 isolated PROFIBUS-DP/RS-485 transceivers provide 2500V<sub>RMS</sub> (60s) of galvanic isolation between the PROFIBUS-DP/RS-485 cableside of the transceiver and the UART-side. These devices allow fast (20Mbps) communication across an isolation barrier when a large potential exists between grounds on each side of the barrier.

#### Isolation

Data isolation is achieved using high-voltage capacitors that allow data transmission between the UART-side and the Profibus/RS-485 cable-side of the transceiver.

### **Integrated LDO**

The devices include an internal low-dropout regulator with a set 5V (typ) output that is used to power the cable-side of the IC. The output of the LDO is  $V_{DDB}$ . In addition to powering the transceiver,  $V_{DDB}$  can source up to 10mA, allowing external termination resistors to be powered without the need for an external regulator. The LDO has a 300mA (typ) current limit. If the LDO is unused, connect  $V_{LDO}$  to GNDB and apply +5V directly to  $V_{DDB}$ .

#### True Fail-Safe

The MAX14941/MAX14942 guarantee a logic-high on the receiver output when the receiver inputs are shorted or open, or when connected to a terminated transmission line with all drivers disabled. The receiver threshold is fixed between -50mV and -200mV. If the differential receiver input voltage (VA – VB) is greater than or equal to -50mV, RXD is logic-high. In the case of a terminated bus with all transmitters disabled, the receiver's differential input voltage is pulled to zero by the termination resistors. Due to the receiver thresholds of the MAX14941/MAX14942, this results in a logic-high at RXD.

### **Driver Output Protection**

Two mechanisms prevent excessive output current and power dissipation caused by faults or bus contention. The first, a foldback mode current limit on the output stage, provides immediate protection against short circuits over the entire common-mode voltage range. The second, a thermal-shutdown circuit, forces the driver outputs into a high-impedance state if the die temperature exceeds +160°C (typ).

#### **Thermal Shutdown**

The devices are protected from overtemperature damage by integrated thermal shutdown circuitry. When the junction temperature (T<sub>J</sub>) exceeds +160°C (typ), the driver outputs go high-impedance. The device resumes normal operation when T<sub>J</sub> falls below +145°C (typ).

## **Applications Information**

### 128 Transceivers on the Bus

The standard RS-485 receiver input impedance is one unit load. A standard driver can drive up to 32 unit-loads. The MAX14941/MAX14942 transceivers have a ¼-unit load receiver, which allows up to 128 transceivers, connected in parallel, on one communication line. Connect any combination of these devices, and/or other RS-485 devices, for a maximum of 32 unit-loads to the line.

#### Typical Application

The MAX14941/MAX14942 transceivers are designed for bidirectional data communications on multipoint bus transmission lines. Figure 10 and Figure 11 show typical network application circuits. To minimize reflections, the bus should be terminated at both ends in its characteristics impedance, and stub lengths off the main line should be kept as short as possible.




Figure 10. Typical Isolated Half-Duplex RS-485 Application




Figure 11. Typical Isolated Profibus Application

## 5kV Isolated 20Mbps Half-Duplex PROFIBUS/ RS-485 Transceivers with ±35kV ESD Protection

#### **Profibus Termination**

These devices are designed for driving PROFIBUS DP terminated networks. The driver maintains 2.1V (min) when driving a worst-case loading condition of two standard 220 $\Omega$  termination resistors with 390 $\Omega$  pullups/pulldowns.

#### **Layout Considerations**

It is recommended to design an isolation, or "keep-out," channel underneath the isolator that is free from ground and signal planes. Any galvanic or metallic connection between the cable-side and UART-side will defeat the isolation.

Ensure that the decoupling capacitors between  $V_{DDA}$  and GNDA and between  $V_{LDO}$ ,  $V_{DDB}$ , and GNDB are located as close as possible to the IC to minimize inductance.

Route important signal lines close to the ground plane to minimize possible external influences. On the cable-side of the MAX14941/MAX14942, it is good practice to have the bus connectors and termination resistor as close as possible to the A and B pins.

#### **Extended ESD Protection**

ESD protection structures are incorporated on all pins to protect against electrostatic discharge encountered during handling and assembly. The driver outputs and receiver inputs of the MAX14941/MAX14942 have extra protection against static electricity to both the UART-side and cable-side ground references. The ESD structures withstand high-ESD events during normal operation and when powered down. After an ESD event, the devices keep working without latch-up or damage.

Bypass VDDA to GNDA and bypass VDDB and VLDO to GNDB with 0.1 $\mu$ F and 1 $\mu$ F capacitors to ensure maximum ESD protection.

ESD protection can be tested in various ways. The transmitter outputs and receiver inputs of the MAX14941/ MAX14942 are characterized for protection to the cable-side ground (GNDB) to the following limits:

- ±35kV HBM
- ±12kV using the Air-Gap Discharge method specified in IEC 61000-4-2
- ±10kV using the Contact Discharge method specified in IEC 61000-4-2

#### **ESD Test Conditions**

ESD performance depends on a variety of conditions. Contact Maxim for a reliability report that documents test setup, test methodology, and test results.

### **Human Body Model (HBM)**

Figure 12 shows the HBM test model, while Figure 13 shows the current waveform it generates when discharged in a low-impedance state. This model consists of a 100pF capacitor charged to the ESD voltage of interest, which is then discharged into the test device through a  $1.5 \mathrm{k}\Omega$  resistor.

#### IEC 61000-4-2

The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. However, it does not specifically refer to integrated circuits. The MAX14941/MAX14942 help in designing equipment to meet IEC 61000-4-2 without the need for additional ESD protection components.

The major difference between tests done using the HBM and IEC 61000-4-2 is higher peak current in IEC 61000-4-2 because series resistance is lower in the IEC 61000-4-2 model. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is generally lower than that measured using the HBM.

<u>Figure 14</u> shows the IEC 61000-4-2 model and <u>Figure 15</u> shows the current waveform for IEC 61000-4-2 ESD Contact Discharge Test.

# 5kV Isolated 20Mbps Half-Duplex PROFIBUS/ RS-485 Transceivers with ±35kV ESD Protection




Figure 12. Human Body ESD Test Model




Figure 13. Human Body Current Waveform




Figure 14. IEC 61000-4-2 ESD Test Model





Figure 15. IEC 61000-4-2 ESD Generator Current Waveform

# **Typical Application Circuit**



# **Ordering Information/Selector Guide**

PART	DEM	PV	SBA	TEMP RANGE	PIN-PACKAGE
MAX14941GWE+	√	√	-	-40°C to +105°C	16 SOIC (W)
MAX14941GWE+T	√	√	-	-40°C to +105°C	16 SOIC (W)
MAX14942GWE+	-	-	√	-40°C to +105°C	16 SOIC (W)
MAX14942GWE+T	-	-	√	-40°C to +105°C	16 SOIC (W)

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

## **Chip Information**

PROCESS: BiCMOS

## **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND PATTERN
TYPE	CODE	NO.	NO.
16 SOIC	W16M+9	21-0042	90-0107

T = Tape and Reel

# 5kV Isolated 20Mbps Half-Duplex PROFIBUS/ RS-485 Transceivers with ±35kV ESD Protection

## **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	11/15	Initial release	_

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# Maxim Integrated:

MAX14942GWE+ MAX14941GWE+ MAX14942GWE+T MAX14941GWE+T