

Quad Linear Fan-Speed Controller

General Description

The MAX6620 controls the speeds of up to four fans using four independent linear voltage outputs. The drive voltages for the fans are controlled directly over the I²C interface. Each output drives the base of an external bipolar transistor or the gate of a FET in high-side drive configuration. Voltage feedback at the fan's power-supply terminal is used to force the correct output voltage.

The MAX6620 offers two methods for fan control. In RPM mode, the MAX6620 monitors four fan tachometer logic outputs for precise ($\pm 1\%$) control of fan RPM and detection of fan failure. In DAC mode, each fan is driven with a voltage resolution of 9 bits and the tachometer outputs of the fans are monitored for failure.

The DAC_START input selects the fan power-supply voltage at startup to ensure appropriate fan drive when power is first applied. A watchdog feature turns the fans fully on to protect the system if there are no valid I²C communications within a preset timeout period.

The MAX6620 operates from a 3.0V to 5.5V power supply with low 250 μ A supply current, and the I²C-compatible interface makes it ideal for fan control in a wide range of cooling applications. The MAX6620 is available in a 28-pin TQFN package and operates over the -40°C to +125°C automotive temperature range.

Applications

Consumer Products
Servers
Communications Equipment
Storage Equipment

Typical Application Circuit appears at end of data sheet.

Features


- ♦ Controls Up to Four Independent Fans With Linear (DC) Drive
- ♦ Uses Four External Low-Cost Pass Transistors
- **♦ 1% Accuracy Precision RPM Control**
- ♦ Controlled Voltage Rate-Of-Change for Best Acoustics
- ♦ I²C Bus Interface
- ♦ 3.0V to 5.5V Supply Voltage Range
- ♦ 250µA (typ) Operating Supply Current
- ♦ 3µA (typ) Shutdown Supply Current
- ♦ Small 5mm x 5mm Footprint

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX6620ATI+	-40°C to +125°C	28 TQFN-EP*

⁺Denotes a lead-free package.

Pin Configuration



^{*}EP = Exposed paddle.

Quad Linear Fan-Speed Controller

ABSOLUTE MAXIMUM RATINGS

VCC to GND	0.3V to +6.0V
FAN_FAIL, SDA, SCL to GND	0.3V to +6.0V
ADDR, SPINUP_START, DAC_START, WD	_START,
X1, X2 to GND	$-0.3V$ to $(V_{CC} + 0.3V)$
All Other Pins to GND	0.3V to +13.5V
Input Current at DACOUT_ Pins (Note 1)	+5mA/-50mA
Input Current at Any Pin (Note 1)	5mA
ESD Protection (all pins, Human Body Moc	lel) (Note 2) ±2000V

Continuous Power Dissipation (TA =	
28-Pin TQFN (derate 34.5mW/°C	above +70°C)2758.6mW
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	
Soldering Temperature (reflow)	+260°C
Lead Temperature (soldering, 10s)	+300°C

- **Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions.
- Note 2: Human Body Model, 100pF discharged through a 1.5k Ω resistor.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(T_A = -40°C to +125°C, V_{CC} = 3.0V to 5.5V, unless otherwise noted. Typical values are at T_A = +25°C, V_{CC} = 3.3V.) (Note 3)

PARAMETER	SYMBOL	CON	DITION	MIN	TYP	MAX	UNITS
Operating Supply Voltage	V _C C			3.0		5.5	V
Operating Supply Current	Icc	$V_{CC} = 5.5V$			0.25	0.60	mA
Outros and Council of Council		I ² C inactive			0.2	0.5	mA
Quiescent Supply Current		Shutdown mode			3	20	μΑ
V- · · · Cusal · · Valtaga	VFANHI			10	12	13.5	V
V _{FAN} Supply Voltage	VFANLO			4.0	5.0	5.5	V
DACOUT Outrat Ourrant		V _{GND} + 10V < V _{DAC} V _{FAN} = 12V	OUT_ < 11.5V,	-18			A
DACOUT_ Output Current	IDACOUT_	VGND + 3V < VDACO VFAN = 12V	_{UT_} < 10V,	-16			mA
DACOUT_ Output Voltage	VDACOUT_	I _{DACOUT} = 5mA		0.05		V _{FAN} - 0.1	V
			VFAN = VFANHI		256/535		
DAC Feedback Voltage at Half Scale	DACFBHS	At DACFB_, code = 0x100,	V _{FAN} = V _{FANLO}		256/567		V
		$I_{DACOUT} = 5mA$	$V_{FAN} = 12V$	5.54	5.74	5.94	
		-B/10001	V _{FAN} = 5V	2.05	2.25	2.45	
	DACERES		VFAN = VFANHI		511/535		
DAC Feedback Voltage at Full	DACFBFS	At DACFB_, code = 0x1FF,	V _{FAN} = V _{FANLO}		511/567		_ v
Scale	VD 4 05D544	IDACOUT = 5mA	$V_{FAN} = 12V$	11.25	11.45	11.65	
	VDACFB511	V _{FAN} = 5V		4.3	4.5	4.7	
Drive Voltage Resolution					9		Bit
DACFB_ Impedance	RDACFB				1		МΩ
TACH Minimum Input Pulse Width				25			μs
Internal Reference Frequency Accuracy		(Note 4)		-3		+3	%
TACH Count Accuracy (Note 4)		Using 32.768kHz cry	stal	-0.1		+0.1	%
TACIT Count Accuracy (Note 4)		Using on-chip oscilla	tor	-2		+2	/0

Quad Linear Fan-Speed Controller

ELECTRICAL CHARACTERISTICS (continued)

 $(T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}, V_{CC} = 3.0\text{V to} 5.5\text{V}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}\text{C}, V_{CC} = 3.3\text{V}.)$ (Note 3)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
		Using 32.768kHz crystal, test at 850RPM	-1		+1	61
Fan Control Accuracy (Note 4)		Using on-chip oscillator	-3		+3	%
XTAL Oscillator Startup Time				2		S
X1 Input Threshold				0.7		V
DOD Throobold	Vcc			2		\/
POR Threshold	VFAN			3.5		V
LOGIC (SDA, SCL, FAN_FAIL, W	D_START, T	ACH_)				
Input High Voltage	VIH		V _{CC} x			V
input riigir voltage	VIH		0.7			V
Input Low Voltage	VIL				V _{CC} x 0.3	V
Input High Current	lін				1.0	μΑ
Input Low Current	I _{IL}				-1.0	μΑ
Input Capacitance		All digital inputs		6		pF
Output High Current					100	μΑ
Output Low Voltage		I _{OL} = 3mA			0.4	V
LOGIC (DAC_START, SPIN_STAI	RT, ADDR)					
Input High Voltage	V _{IH}		V _{CC} - 0.5			V
Input Low Voltage	VIL				0.5	V
Input High Current	lін				1.0	μΑ
Input Low Current	Ι _Ι L				-1.0	μΑ
Input Capacitance		All digital inputs		6		рF
I ² C-COMPATIBLE TIMING (Notes	5, 6)					
Serial Clock Frequency	fscL				400	kHz
Bus Free Time Between STOP and START Conditions	t _{BUF}		1.3			μs
START Condition Hold Time	thd:sta		0.6			μs
STOP Condition Setup Time	tsu:sto		600			ns
Clock Low Period	t _{LOW}		1.3			μs
Clock High Period	thigh		0.6			μs
START Condition Setup Time	tsu:sta		600			ns
Data Setup Time	tsu:dat		100			ns
Data Out Hold Time	tDH		100			ns
Data In Hold Time	thd:dat	(Note 6)	0		0.9	μs
Maximum Receive SCL/SDA Rise Time	t _R	(Note 8)		300		ns
Minimum Receive SCL/SDA Rise Time	t _R	(Note 7)		20 + 0.1 x C _B		ns

Quad Linear Fan-Speed Controller

ELECTRICAL CHARACTERISTICS (continued)

 $(T_A = -40^{\circ}\text{C to} + 125^{\circ}\text{C}, V_{CC} = 3.0\text{V to} 5.5\text{V}, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}\text{C}, V_{CC} = 3.3\text{V}.)$ (Note 3)

PARAMETER	SYMBOL	CONDITION	MIN	TYP	MAX	UNITS
Maximum Receive SCL/SDA Fall Time	t _F			300		ns
Minimum Receive SCL/SDA Fall Time	tF	(Note 7)		20 + 0.1 x C _B		ns
Transmit SDA Fall Time	tF	(Note 7)	20 + 0.1 x C _B		250	ns
Pulse Width of Suppressed Spike	tsp	(Note 8)	0		50	ns
Output Fall Time		$C_L = 400pF$, $I_{OUT} = 3mA$			250	ns
SDA Time Low for Reset of Serial Interface	[†] TIMEOUT	(Note 9)	20		50	ms

- Note 3: All parts will operate properly over the VCC supply voltage range of 3.0V to 5.5V.
- Note 4: Guaranteed by design and characterization.
- Note 5: All timing specifications are guaranteed by design.
- Note 6: A master device must provide a hold time of at least 300ns for the SDA signal to bridge the undefined region of SCL's falling edge.
- **Note 7:** CB = total capacitance of one bus line in pF. Tested with CB = 400pF.
- Note 8: Input filters on SDA and SCL suppress noise spikes less than 50ns.
- Note 9: Holding the SDA line low for a time greater than tTIMEOUT will cause the devices to reset SDA to the idle state of the serial bus communication (SDA set high).





Figure 1. I²C Serial Interface Timing

Quad Linear Fan-Speed Controller

Typical Operating Characteristics


(VCC = 3.3V, VFAN = 12V, TA = +25°C, unless otherwise noted.)



Quad Linear Fan-Speed Controller

Typical Operating Characteristics (continued)

(VCC = 3.3V, VFAN = 12V, TA = +25°C, unless otherwise noted.)



Quad Linear Fan-Speed Controller

Pin Description

PIN	NAME	FUNCTION
1	SCL	1^2 C Serial-Clock Input. Can be pulled up to 5.5V regardless of V _{CC} . Open circuit when V _{CC} = 0V.
2	SDA	Open-Drain, I ² C Serial-Data Input/Output. Can be pulled up to 5.5V regardless of V _{CC} . Open circuit when V _{CC} = 0V.
3	WD_START	Startup Watchdog Set Input. This input is sampled when power is first applied and sets the initial I ² C watchdog behavior. When connected to GND, the watchdog function is disabled. When connected to V _{CC} , the MAX6620 monitors SDA. If 10s elapse without a valid I ² C transaction, the fan drive goes to 100%.
4, 10, 11, 18, 25	GND	Ground
5	ADDR	I ² C Address Set Input. This input is sampled when power is first applied and sets the I ² C slave address. When connected to GND, the slave address will be 0x50. When unconnected, the slave address will be 0x52. When connected to V _{CC} , the slave address will be 0x54.
6	DAC_START	Startup Fan Drive DAC Set Input. This input is sampled when power is first applied and sets the power-up value for the fan drive voltage. When connected to GND, the fan drive voltage will be 0%. When unconnected, the fan drive voltage will be 75%. When connected to V _{CC} , the fan drive voltage will be 100%.
7	SPINUP_START	Startup Spin-Up Set Input. This input is sampled when power is first applied and sets the initial spin-up behavior. When connected to GND, spin-up is disabled. When connected to V _{CC} at power-up, the fan is driven with a full-scale drive voltage until two tachometer pulses have been detected, or 1s has elapsed. When unconnected, the fan is driven with a full-scale drive voltage until two tachometer pulses have been detected, or 0.5s has elapsed. Spin-up behavior may be modified by writing appropriate settings to the MAX6620's registers.
8, 9	X1, X2	Crystal Oscillator Inputs. Connections for a standard 32.768kHz quartz crystal. The internal oscillator circuitry is designed for operation with a crystal having a specified load capacitance (C _L) of 12pF. Connect an external 32.768kHz oscillator across X1 and X2 for operation with the external oscillator. If no crystal or external oscillator is connected, the MAX6620 will use its internal oscillator.
12, 17, 19, 24	DACOUT4- DACOUT1	Fan Drive DAC Outputs. Connect to the gate of a p-channel MOSFET or base of a PNP bipolar transistor.
13, 16, 20, 23	DACFB4- DACFB1	DAC Feedback Inputs. Connect a 0.1µF capacitor between these pins and GND. Connect to the supply pin of the fan and to the drain of a p-channel MOSFET or collector of a PNP bipolar transistor.
14, 15, 21, 22	TACH4-TACH1	Fan Tachometer Logic Inputs. These inputs accept input voltages up to V _{FAN} .
26	FAN	Fan Power-Supply Voltage Input. Connect to the fan power supply (VFAN). Bypass with a 0.1µF capacitor to GND.
27	VCC	Power-Supply Input. 3.3V nominal. Bypass V _{CC} to GND with a 0.1µF capacitor.
28	FAN_FAIL	Active-Low, Open-Drain Fan Failure Output. Active only when fault is present; open-circuit when $V_{CC} = 0V$. This pin can be pulled up to 5.5V regardless of V_{CC} .
_	EP	Exposed Paddle. Internally connected to GND. Connect to a large ground plane to maximize thermal performance. Not intended as an electrical connection point.

Quad Linear Fan-Speed Controller

Detailed Description

The MAX6620 controls the speeds of up to four fans using four independent linear voltage outputs. The drive voltages for the fans are controlled directly over the I²C interface. Each of the outputs (DACOUT1–DACOUT4) drive the base of an external PNP or the gate of a p-channel MOSFET. Voltage feedback at the fan's power-supply terminal is used to force the output voltage.

The MAX6620 monitors fan tachometer logic outputs for precise (1%) control of fan RPM and detection of fan failure. When the MAX6620 is used with 2-wire fans, these inputs are not used, and the fans can be driven to the desired voltage without using tachometer feedback.

Three inputs set the fan drive status on application of power. The DAC_START input selects the fan-supply voltage (100%, 75%, or 0%) at startup to ensure appropriate fan drive when power is first applied. The SPIN_START input selects whether spin-up will be applied to the fans at power-up. WD_START selects

whether lack of I²C activity will force the fans to full speed. When the watchdog function is enabled, the fans will be driven to full speed if there is no I²C activity for a period of 2s, 6s, or 10s.

Digital Interface

The MAX6620 features an I²C-compatible, 2-wire serial interface consisting of a bidirectional serial data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate bidirectional communication between the MAX6620 and the master at rates up to 400kHz. The master (typically a microcontroller) initiates data transfer on the bus and generates SCL. SDA and SCL require $4.7 \mathrm{k}\Omega$ (typ) pullup resistors.

Bit Transfer

One data bit is transferred during each SCL clock cycle. Nine clock cycles are required to transfer the data into or out of the MAX6620. The data on SDA must remain stable during the high period of the SCL clock pulse, as changes in SDA while SCL is high are control signals (see the *START and STOP Conditions* section). Both SDA and SCL idle high.

S	ADDR	ESS	WR	Α		COM	MAND		Α	D.	ATA	Α		Р
	7 bi	ts				8 k	oits			8	bits			1
Reac	Slave Adlent to cha 3-wire in Byte Forma	nip-seled nterface	t line of				Byte: s ou are wr		ets which g to	set b thresh	y the co	a goes into to memoral by infiguration r	te (to:	set
s	ADDRESS	WR	Α	COMMAN	ND	Α	S	ΑI	DDRESS	RD	A	DATA	Ā	Р
	7 bits			8 bits					7 bits			8 bits		
	Slave Addr lent to chip-			Command which reg reading from	jister y			due	ve Addresse to chang w direction			Data Byte the regist command	er set b	
Send Byte Format				Re	cei	ve Byte F	ormat							
s	ADDRESS	WR	A C	OMMAND	Α	Р		S ADDRES		S R	D A	DATA	Ā	Р
	7 bits			8 bits					7 bits			8 bits		
S = S	START CONDI	ΤΙΟΝ	ma use	mmand Byte nd with no ed for one-sh	data, hot cor	usually nmand	y I	ı				Data Byte: the registe by the las write byte also used	er comr st read transm	nande byte nissio

Figure 2. I²C Protocols

Quad Linear Fan-Speed Controller




Figure 3. I²C Write Timing Diagram




Figure 4. I²C Read Timing Diagram

START and STOP Conditions

The master initiates a transmission with a START condition (S), a high-to-low transition on SDA with SCL high. The master terminates a transmission with a STOP condition (P), a low-to-high transition on SDA while SCL is high (Figure 3). The STOP condition frees the bus and places all devices in F/S mode (Figure 1). Use a repeated START condition (Sr) in place of a STOP condition to leave the bus active and in its current timing mode.

Acknowledge Bits

Successful data transfers are acknowledged with an acknowledge bit (A) or a not-acknowledge bit (\overline{A}) . Both the master and the MAX6620 (slave) generate acknowl-

edge bits. To generate an acknowledge, the receiving device must pull SDA low before the rising edge of the acknowledge-related clock pulse (9th pulse), and keep it low during the high period of the clock pulse (Figure 4). To generate a not acknowledge, the receiver allows SDA to be pulled high before the rising edge of the acknowledge-related clock pulse, and leaves it high during the high period of the clock pulse. Monitoring the acknowledge bits allows for detection of unsuccessful data transfers. An unsuccessful data transfer happens if a receiving device is busy or if a system fault has occurred. In the event of an unsuccessful data transfer, the master should reattempt communication at a later time.

Quad Linear Fan-Speed Controller

Slave Address

A master initiates communication with a slave device by issuing a START condition followed by a slave address byte. As shown in Figure 5, the slave address byte consists of 7 address bits and a read/write bit (R/W). When idle, the MAX6620 continuously waits for a START condition followed by its slave address. The first four bits (MSBs) of the slave address have been factory programmed and are always **0101** and the seventh bit is **0**. Connect ADDR to GND or VCC, or leave it unconnected to program D2 and D1 of the slave address according to Table 1.

Table 1. Slave Address Setting with ADDR Pin

ADDR CONNECTION	SLAVE A	DDRESS
ADDR CONNECTION	HEX	BINARY
GND	0x50	0101 000
Unconnected	0x52	0101 010
V _C C	0x54	0101 100

After receiving the address, the MAX6620 (slave) issues an acknowledgement by pulling SDA low for one clock cycle.

Data Byte (Read and Write)

Single Read and Burst Read. A single read begins with the bus master issuing a START condition followed by the seven slave ID address bits and a zero (WR, Figure 2), which is followed by an acknowledge bit (A) from the slave corresponding to the slave ID. Next, the master sends out an 8-bit register address, which is also followed by an acknowledge bit from the slave. The bus master issues another START condition and the same seven slave ID address bits followed by a one (RD, Figure 2), with the slave producing an acknowledge bit. The slave then sends out the 8-bit data corresponding to the register address previously written by the master. The bus master sends back a not-acknowledge bit $\overline{(A)}$. This completes the single read process and a STOP condition is issued by the bus master.

In a burst read, the process is the same as a single read except that the bus master issues an acknowledge bit after each byte transmitted by the slave. After each acknowledge bit, the register address increments by one, and the data from the next register is transmitted by the slave. The process continues, with data reads followed by acknowledges. After the register with the highest address is read, the register pointer rolls over to point to the first register. To terminate a burst read, the bus master issues a STOP condition.

Single Write and Burst Write. A single write begins with the bus master issuing a START condition followed by the seven slave ID address bits and a zero (WR, Figure 2), which is followed by an acknowledge bit (A) from the slave corresponding to the slave ID. Next, the master sends out an 8-bit register address, which is also followed by an acknowledge bit from the slave. After the acknowledge bit, 8-bit data is written to the register, and the slave issues a third acknowledgement. A STOP condition is issued by the bus master to complete the single write process.

In a burst write, the process is similar to a single write except that the master does not issue a STOP condition immediately after the first byte has been written. After the first write is completed, the slave issues an acknowledge bit, the register address increments by one, and the data to be written to the next register is transmitted by the master. The process continues, with data writes followed by acknowledges. After the register with the highest available address is written, the register pointer rolls over to point to the first register. To terminate a burst write, the bus master issues a STOP condition.

Fan Drive

The MAX6620 uses external pass transistors to power the fans. DACOUT1-DACOUT4 adjust the power-supply voltage for each fan by driving the base of a PNP bipolar transistor, or the gate of a p-MOSFET. The resulting fan-supply voltage is fed back to DACFB_. This closes the voltage feedback loop. The system power supply for the output devices is VFAN. VFAN is




Figure 5. MAX6620 Slave Address Byte

Quad Linear Fan-Speed Controller




Figure 6. Read and Write Summary

Quad Linear Fan-Speed Controller

nominally 12V or 5V. The drive to the fans is proportional to V_{FAN}. See the *Fan_Target Drive Voltage Registers* and the *Applications Information* sections for more details.

Fan-Speed Control

DAC (Voltage) Mode. In DAC mode, the MAX6620 simply sets the voltage that powers the fan. The fan's speed is related, but not precisely proportional to, the drive voltage. The drive voltage is set by the Fan_ Target Drive Voltage registers and may be read from the Fan_ Drive Voltage registers. Because the output voltage can ramp to new values at a controlled rate, the values in the two registers may be different. See the *Register Descriptions* and *Applications Information* sections for details.

RPM Mode. In RPM mode, the MAX6620 monitors tachometer output pulses from the fan and adjusts the fan drive voltage to force the fan's speed to the desired value. Fan speed is measured by counting the number of internal 8192Hz clock cycles that take place during a selectable number of tachometer periods. The number of clock cycles counted (11-bit value) is stored in the Fan_ TACH Count registers, and the desired number of cycles is stored in the Fan_ Target TACH Count registers. See the *Register Descriptions* and *Applications Information* sections for details.

Rate-of-Change Control. Sudden changes in fan speed can be easily heard by users. The MAX6620 helps reduce the audibility of fan-speed changes by controlling the rate at which the drive to the fan is incremented. Four bits in the Fan_ Dynamics registers set the rate at which the fan drive voltage is incremented. This allows the time required for a change in fan speed to be varied from 0 (in DAC mode only) to several minutes. See the *Register Descriptions* and *Applications Information* sections for details.

Monitoring Tachometer Signals. The TACH_ inputs accept tachometer or "locked-rotor" output signals from 3- or 4-wire fans. When measuring fan speed, the MAX6620 counts the number of internal 8192Hz clock cycles that occur during 1, 2, 4, 8, 16, or 32 tachometer periods. The number of tachometer periods is selectable for each fan by using the appropriate Fan_ Dynamics register. Tachometer pulses <25µs in duration are ignored to minimize the effect of noise on the tachometer lines.

The TACH count for a given RPM can be obtained from the following equation:

TACH count =
$$\frac{60}{NP \times RPM} \times SR \times 8192 = \frac{491520 \times SR}{NP \times RPM}$$

where:

NP = number of tachometer pulses per revolution. Most general-purpose brushless DC fans produce two tachometer pulses per revolution.

SR = 1, 2, 4, 8, 16, or 32. See the Fan_ Speed Range information in the Fan_ Dynamics Registers (06h, 07h, 08h, 09h)—POR = 0100 1100 section.

The tachometer count consists of 11 bits in the Fan_TACH Count registers and is available in RPM and DAC modes. In RPM mode, the desired fan count is written to the Fan_Target TACH Count registers.

Fan Failure Detection

When enabled, the MAX6620 monitors the TACH_ inputs to determine when a fan has failed. For fans with tachometer outputs, failure is detected in various ways depending on the fan control mode. In every case, four consecutive fault detections are required to decide whether the fan has failed. In DAC mode, the Fan_ Target TACH Count registers hold the upper limit for tachometer count values; a fault condition is identified when a TACH count exceeds the value written to the Fan_ Target TACH Count registers for more than 1s. In RPM mode, a fault condition is identified when any of the following three conditions occur for more than 1s: 1) the TACH count exceeds the value of the Fan_ Target TACH Count registers while the fan drive voltage is at full-scale, 2) the TACH count exceeds two times the Fan Target TACH Count value, or 3) the TACH count reaches its full count of 7FFh.

Some fans have locked rotor outputs that produce a logic-level output to indicate that the fan has stopped spinning. These signals can be monitored by setting D2:D1 in the Fan_ Configuration registers. D2 selects locked rotor or tachometer monitoring and D1 selects the polarity of the locked rotor signal. A fan fault has occurred when a locked rotor signal has been present for 1s.

Fan failure is indicated in the Fan Fault register and also with the open-drain FAN_FAIL output. The FAN_FAIL output may be masked using the mask bits in the Fan Fault register. When a fan failure is detected, drive to the affected fan is removed. Drive may be restored by writing a new DAC or fan count target to the fan's control registers. The global configuration regis-

Quad Linear Fan-Speed Controller

ter's bit D4 can be used to cause a fan failure to force the remaining fan speeds to 100%.

Watchdog

The MAX6620 includes an optional I²C watchdog function that monitors the I²C bus for transactions. When the watchdog function is enabled, all fans will be forced to full speed if no I²C transactions occur within a selected period (2s, 6s, or 10s).

Spin-Up

When a fan is not spinning, and a voltage less than the nominal fan-supply voltage is applied to its power-supply terminals, it may fail to start spinning. To overcome this, the full nominal supply voltage may be applied to the fan terminals for a short time before a lower voltage is applied. This "spin-up" period allows the fan to overcome inertia and begin operating. Spin-up is controlled using the Fan_ Configuration registers. Spin-up can be disabled, or it can cause the fan to be driven with the full supply voltage until it produces two tachometer pulses, up to a maximum of 0.5s, 1s, or 2s when the fan is started.

POR Options

Three inputs allow set up of the MAX6620's behavior at power-up. These inputs are sampled when power is first applied to the MAX6620:

- WD_START. Connect WD_START to V_{CC} to enable, or to ground to disable, the watchdog function. When enabled using WD_START, the timeout period is 10s. After power is applied, the watchdog function may be enabled or disabled through the global configuration register.
- **SPINUP_START.** At power-up, spin-up operation is controlled by the SPINUP_START pin, which can be connected to ground (spin-up disabled), VCC (spin-up for a maximum of 1s), or unconnected (spin-up for a maximum of 0.5s).
- DAC_START. This input controls the fan drive voltage (for all four fans) at power-up. When connected to ground, the initial fan drive voltage will be 0V. When connected to VCC, the initial fan drive voltage will be full scale. When unconnected, the initial fan drive voltage will be 75% of VFAN.

Quad Linear Fan-Speed Controller

Registers

Register Map

	D ::	쏬								
8	I ² C Watchdog Status (read only): 1 = elapsed	Fan 1 Mask								
DI	PC Watchdog: 00 = No watchdog 01 = 2s 10 = 6s 11 = 10s	Fan 2 Mask	Locked Rotor Polarity: 0 = low 1 = high							
D2	I ² C Wat 00 = No v 01 = 10 =	Fan 3 Mask	TACH/ Locked Rotor: 0 = TACH 1 = locked rotor	U	_	c	nge: C mode) M mode) M mode) I-LSB I-LSB LSB SSB SB			
<u>8</u>	OSC: 0 = internal 1 = XTAL	Fan 4 Mask	TACH input enable	Same as Fan 1 Configuration	Same as Fan 1 Configuration	Same as Fan 1 Configuration	DAC Rate-of-Change: 000 = 0s per LSB (DAC mode) 0.0625s per LSB (RPM mode) 001 = 0.015625s per LSB 010 = 0.03125s per LSB 100 = 0.125s per LSB 110 = 0.25s per LSB 110 = 0.25s per LSB 111 = 1s per LSB	Same as Fan 1 Dynamics	Same as Fan 1 Dynamics	Same as Fan 1 Dynamics
D4	Fans to 100% on failure: 0 = enabled 1 = disabled	Fan 1 Fault		same as Fan	same as Fan	same as Fan	DAC 000 = 00 0.0625s 0.0625s 001 = 010 100 101 111	Same as Far	Same as Far	Same as Far
DS	Bus Trneout (35ms): 0 = enabled 1 = disabled	Fan 2 Fault	Spin-Up: 00 = No spin-up 01 = two TACH counts or 0.5s 10 = two TACH counts or 1s or 2s or 2s	0)	0)	0)	periods):			
90	POR: 0 = normal 1 = reset	Fan 3 Fault	Spin-Up: 00 = No spin 01 = two TACH or 0.5s 10 = two TACH or 1s or 1s or 2s				Speed Range (TACH periods): 000 = 1 001 = 2 010 = 4 011 = 8 100 = 16 101 = 32 110 = 32 111 = 32			
D 2	Run: 0 = run 1 = standby	Fan 4 Fault	Mode: 0 = DAC 1 = RPM				Speed R			
FUNCTION	Global Configuration	Fan Fault	Fan 1 Configuration	Fan 2 Configuration	Fan 3 Configuration	Fan 4 Configuration	Fan 1 Dynamics	Fan 2 Dynamics	Fan 3 Dynamics	Fan 4 Dynamics
POR	XXX0 0000	0000 1111	0000 0XX0	0000 0XX0	0000 0XX0	0000 0XX0	0100 1100	0100 1100	0100 1100	0100 1100
REGISTER NO./ADDRESS	400	01h	OZh	480	04h	05h	U90	07h	U80	460
RW	RW	RW	RW	R/W	RW	RW	RW	RW	RW	R/W

Quad Linear Fan-Speed Controller

Register Map (continued)

			=======================================									
₩.	REGISTER NO./ADDRESS	POR STATE	FUNCTION	20	90	D2	D4	B 3	D2	10	8	
۵	10h	1111 1111	Fan 1 TACH	D10	60	D8	D7	D6	D5	D4	D3	
ב	11h	1110 0000	Count	D2	D1	00		1	I	I		
۵	12h	1111 1111	Fan 2 TACH					+				
ב	13h	1110 0000	Count				04		_			
٥	14h	1111 1111	Fan 3 TACH				000000	1 T A C L C C C C C C C C C C C C C C C C C	+			
_	15h	1110 0000	Count				0.00 Tal		_			
٥	16h	1111 1111	Fan 4 TACH				000000	1 T A C L C C C C C C C C C C C C C C C C C	+			
ב	17h	1110 0000	Count				odine as ran		_			
Ω	18h	0000 0000	Fan 1 Drive	D8	20	90	D2	D4	D3	D2	D1	
_	19h	0000 0000	Voltage	D0			I	I	l		Full	
0	1Ah	0000 0000	Fan 2 Drive									
ב	1Bh	0000 0000	Voltage				oalleasral	oaine as rail i Diive vollage	D			
٥	1Ch	0000 0000	Fan 3 Drive					7 0 to				
r	†Qt	0000 0000	Voltage			,	oarne as rari	oarne as ran i Drive vollage	D			
۵	1日	0000 0000	Fan 4 Drive				000000000000000000000000000000000000000					
ב	1Fh	0000 0000	Voltage				oarne as ran	oarne as ran i Drive vollage	D			
Š	20h	00111100	Fan 1 Target	D10	60	D8	D7	90	D5	D4	D3	
<u> </u>	21h	0000 0000	TACH Count	D2	D1	00	1	1	1		1	
Š	22h	00111100	Fan 2 Target			Č		O O +0 2	4			
۸۸/۲	23h	0000 0000	TACH Count			Sall	ie as rail i is	Same as ran 1 larger 1.AUN Count	ouri			
W	24h	0011 1100	Fan 3 Target			, and	Ton 1 T.	talloon 1 Tarrest TACH Collect	ţ			
^ ^ / ·	25h	0000 0000	TACH Count			Oal	15 as 1 al 1 l	טווטהו שפוב	Odi II			
BW/	26h	0011 1100	Fan 4 Target			San	ne ac Ean 1 T	Same as Ean 1 Target TACH Count	ţui lo			
^	27h	0000 0000	TACH Count				2 2 3 - 3					
/\	28h	XXXX XXXX	Fan 1 Target	D8	2 0	90	D2	D4	D3	D2	D1	
<u> </u>	29h	0000 000X	Drive Voltage	D0	I	_		1	I	I	I	- 9
/W C	2Ah	XXXX XXXX	Fan 2 Target			200	1 T C C C	0/1 0/ in/ 1-00/10	0			
^^	2Bh	X000 0000	Drive Voltage			oali	le as rail i is	Same as ran i Taiget Diive voltage	lage			
W G	2Ch	XXXX XXXX	Fan 3 Target			CO	Do so Fan 1 T	Samo as Ear 1 Taract Drive Voltage	0			
^ ^ / ·	2Dh	X000 0000	Drive Voltage			Oal	15 as 1 all 1 16	alget Dilve vo	laye			
/\	2Eh	XXXX XXXX	Fan 4 Target			NO.	7 L GOD 4 T	0/1 0/ in 0 +000	0			- 1
<u> </u>	2Fh	0000 000X	Drive Voltage			Odil	ਰ ਕੁਲ ਸੂਬ ਜੁਲ ਜੁਲ ਜੁਲ ਜੁਲ ਜੁਲ ਜੁਲ ਜੁਲ ਜੁਲ ਜੁਲ ਜੁਲ	oarre as rail i laiget Diive voltage	lage			
X = De	X = Denends on innut states at power-up	states at no	Wer-UD.									

X = Depends on input states at power-up.

Quad Linear Fan-Speed Controller

Register Descriptions

Global Configuration Register (00h)—POR = 0000 0XXX

BIT	R/W	FUNCTION
7	R/W	Run: 0 = run 1 = standby
6	R/W	POR: 0 = normal operation 1 = reset all registers to POR values This bit automatically resets itself and will always return a 0 when read.
5	R/W	I ² C Bus Timeout: 0 = enabled 1 = disabled The I ² C interface will reset if SDA is low for more than 35ms.
4	R/W	Fans to 100% on failure: 0 = if a fan failure is detected, all other fan channels immediately go to full-scale drive voltage to ensure adequate cooling 1 = disabled
3	R/W	Oscillator Selection: Selects on-chip oscillator or 32.768kHz crystal/ceramic resonator. Use crystal if 1% RPM accuracy is required. 0 = internal oscillator (default at power-on) 1 = external 32.768kHz crystal When switching from the internal oscillator to an external crystal, the MAX6620 operates from the internal oscillator until the crystal oscillator has started up. If the crystal is damaged or the oscillator fails to start, the MAX6620 will continue to operate from the internal oscillator.

Quad Linear Fan-Speed Controller

Global Configuration Register (00h)—POR = 0000 0XXX (continued)

ВІТ	R/W		F	UNCTION	
2		transactions will go to full- If the watchd previous DAG	the watchdog monitors SDA and SO between the master and the MAX66 scale drive voltage. og times out and valid I2C transactic value. The master can then prograthe normal manner.	20 within the watchdog points begin to occur again	period, all fan output voltages n, operation will resume with the
	R/W	periodically,	tchdog function is active, ensure the for example reading a status register is set by the state of the WD_STA	er.	ates to the MAX6620
1		00	Inactive (no watchdog)	WD_START = GND	1
		01	2	_	1
		10	6	_	1
		11	10	WD_START = VCC	
0	R	1 = time b	g Status: Insactions occurred within watchdoo etween I ² C transaction exceeds wa eared by I ² C read from this register.	tchdog period	

Quad Linear Fan-Speed Controller

Fan Fault Register (01h)—POR = 0000 1111

	1			ran raun negister (UTII)—PUN = 0			
BIT	R/W			FUNCTION			
		Fan 4 Fault Status: Indicates which fans have had faults detected. When a fan fault is detected, the drive to the fan and the corresponding fault bit is set. The fault bits latch until they are cleared by reading, thus a short-term faults to be identified. After a fault status bit is cleared by reading, the corresponding voltage will remain zero until a Fan_ Target Drive Voltage register or Fan_ Target TACH Regis written. Writing a new target drive voltage or target TACH count will cause drive to be applied to again, at which time a new failure-detection cycle will begin. Fault Conditions Are:					
		MODE	FAN_ DRIVE VOLTAGE REGISTER	CONDITION	TIME (s)		
7	R	DAC	Any	TACH count exceeds value of Fan_ Target TACH count	>1		
				Locked rotor asserts			
			1FFh (full)	TACH count exceeds value of Fan_ Target TACH Count			
		RPM	<1FFh	TACH count exceeds two times of Fan_ Target TACH Count value	>1		
				TACH count reaches it full count of 7FFh			
		FAN_FAIL will	be asserted when four con-	secutive faults are detected.			
6	R	Fan 3 Fault Sta	ntus				
5	R	Fan 2 Fault Sta	itus				
4	R	Fan 1 Fault Sta					
3	R/W	Fan 4 Fault Ma Masks faults o fault status bits 0 = not mas 1 = masked	n selected fans from asser s: ked	ting the FAN_FAIL output. Faults will still be indica	ted by the		
2	R/W	Fan 3 Fault Ma					
1	R/W	Fan 2 Fault Ma	sk				
0	R/W	Fan 1 Fault Ma	sk				

Quad Linear Fan-Speed Controller

Fan_ Configuration Registers (02h, 03h, 04h, 05h)—POR = 0XX0 0000

BIT	R/W		FUNCTIO	N
7	R/W	1 = RPM m TACH (When changin the Fan_ Targe	ode. The fan drive voltage is adjusted to pro Count register. g from DAC to RPM mode, if the current RPI	ue in the Fan_ Target Drive Voltage register. oduce the TACH count value in the Fan_ Target M value is different from the value selected in ill start from the current value and increment/ rate-of-change.
6	R/W	necessary to o spinning befor When spin-up have been det ensure that the rotor has been Drive Voltage	drive the fan with the full-scale drive voltagere reducing the drive to the selected value. is selected, the fan is driven at the full-scale tected or locked rotor has been cleared. A new spin-up time is not excessive. After two tales cleared or the spin-up has timed out, the discontinuation.	le drive voltage until two tachometer pulses naximum spin-up time is also selectable to achometer pulses have been detected, or locked rive voltage goes to the value in the Fan_ Target
		D6:D5	FUNCTION	POR CONDITION
5	R/W	00	No spin-up Spin-up until two tachometer pulses or clearing of locked rotor, or 0.5s (max)	SPIN_START pin = ground SPIN_START pin = open
	11,44	10	Spin-up until two tachometer pulses or clearing of locked rotor, or 1s (max)	SPIN_START pin = V _{CC}
		11	Spin-up until two tachometer pulses or clearing of locked rotor, or 2s (max)	_
4		Reserved		
3	R/W		I input function and fan fault detection (auto d. When disabled and TACH input is not us	
2	R/W		input function as TACH count or locked rot of the TACH input indicates that the fan has count	or. In locked rotor mode, the TACH count stops s stopped.
1	R/W		Polarity: ked rotor. TACH input low in locked rotor mocked rotor. TACH input high in locked rotor.	
0		Reserved		

Quad Linear Fan-Speed Controller

Fan_ Dynamics Registers (06h, 07h, 08h, 09h)—POR = 0100 1100

BIT	R/W		ran_ byna		<u> </u>	CTION	, , , , ,		
7	R/W	The MAXI 11-bit cou fan, as sh number on nominal sh nominally therefore nominal she 2948 of	sed Range: 6620 determines faunter) during one of nown in the table by fall and fall	r more fan ta below. As an reles that oc I and two tac achometer po /ith a fan spe I, the full-spe ur tachomete	counting the chometer per example, a cur during for hometer pulseriods will be deed of 1/3 the ded TACH cor periods. The	e number of i eriods. Three setting of 01 ur complete ses per revo e 60ms. With e nominal va bunt will be 9 nis is greater	bits set the 0 causes the tachometer lution, one to an 8192Hz alue, the could 83. At 1/3 the than the market of the could be set to the could be s	nominal RPN e MAX6620 fee MAX6620 fee periods. If the achometer periods, the Tourish will be 14 ee nominal specimum 11-b	M range for the to count the to count the e fan has a eriod will be ACH count will 74. If the fan's peed, there will it count of 2047
6	R/W	and D7:D is to obta at the mir maximum	below shows the 5 settings. The sh in the highest tach imum speed of in a tachometer count ster Counts/(Count NUMBER OF TACH PERIODS COUNTED	aded combinometer counterest. For extending the three twill be three thr	nations will part without ex xample, if the e times the v	provide the beceeding the eminimum status shown ck Used):	est results. maximum c speed of inte	When setting ount of 2047 rest is 1/3 of	D7:D5, the go when the fan is
		000	1	491 (60ms)	245 (30ms)	122 (15ms)	61 (7.5ms)	30 (3.75ms)	15 (1.875ms)
		001	2	983 (120ms)	491 (60ms)	245 (30ms)	122 (15ms)	61 (7.5ms)	30 (3.75ms)
		010	4	1966 (240ms)	983 (120ms)	491 (60ms)	245 (30ms)	122 (15ms)	61 (7.5ms
5	R/W	011	8	2047 (480ms)	1966 (240ms)	983 (120ms)	491 (60ms)	245 (30ms)	122 (15ms)
		100	16	2047 (960ms)	2047 (480ms)	1966 (240ms)	983 (120ms	491 (60ms)	245 (30ms)
		101, 110, 111	32	2047 (1920ms)	2047 (960ms)	2047 (480ms)	1966 (240ms)	983 (120ms)	491 (60ms)

Quad Linear Fan-Speed Controller

Fan_ Dynamics Registers (06h, 07h, 08h, 09h)—POR = 0100 1100 (continued)

BIT	R/W			FUNCTION		
4	R/W	change bits determined setting of 0 would resistenced. Regardless of the settence when a target TACA full-scale target directly to 0 drivences slow-speed decrease.	(at the DACFB_ inputs) to the time interval between ult in an unstable feedback tings, there are a few case CH count of 2047 (7FFh) to count is assumed to meavoids the possibility coease toward 0 is desired.	en output voltage incremack loop, so a default vances for which the rate-ofis selected, the fan drive ean that the intent is to selected floss of control-loop feel, a target TACH count at	e in 512 increments. The rate-of- nents/decrements. In RPM mode, a lue of 0.0625 is in effect when 0 is change is always 0: e voltage immediately goes to 0V shut down the fan, and going dback at high TACH counts. If a the slowest practical value for the ng a count of 2047 (7FFh) will the	. e
3	R/W	is assumed that the target fan drive votage immediately to 0\(\) • When the current immediately take • When the current 2047 (7FFh) will in register. From this	drive voltage of 0V is so he intent is to shut down bltage of the slowest pra has been reached, sele //. drive level is 0 in DAC r the voltage to that value drive level is 0 in RPM r mmediately take the drive	the fan. If a slow-speed ctical value for the fan in cting a target value of 0 mode, selecting a new table. The fan will spin-up fir mode, selecting a new tave voltage to the value in ewill increment as need	rget fan drive voltage will	е
		D4:D2		OUTPUT VOLTAGE IENTS (s)	TIME FROM 33% TO 100%	
			DAC MODE	RPM MODE	(s)	
		000	0	0.0625	0	
		001	0.01	5625	10	
		010	0.0	3125	20	
2	R/W	011	0.0625	(default)	40	
		100	0.	125	80	
		101	0	.25	160	
		110	().5	320	
		111	1	.0	640	
1		Decembed				
1		Reserved				
0	_	Reserved				

Quad Linear Fan-Speed Controller

Fan_ TACH Count Registers (10h, 12h, 14h, 16h)—POR = 1111 1111

BIT	R/W	FUNCTION
7		
6		
5		Fan_ TACH Count D10:D3:
4	R	Indicates the number of 8192Hz clock pulses counted during the counting period. The Fan_ TACH Count
3	n	consists of 11 bits contained in two bytes.
2		To minimize noise from spurious tachometer transitions, pulses less than 25µs are ignored.
1		
0		

Fan_ TACH Count Registers (11h, 13h, 15h, 17h)—POR = 1110 0000

BIT	R/W	FUNCTION
7		
6	R	Fan_ TACH Count D7:D5
5		

Fan_ Drive Voltage Registers (18h, 1Ah, 1Ch, 1Eh)—POR = 0000 0000

BIT	R/W	FUNCTION
7		
6		
5		Fan_ Drive Voltage D8:D1:
4	Г	This is a 9-bit value that ranges from 0 to 511.
3	R	This register shows the actual fan drive voltage. When the value in this register is 480V, the nominal fan drive
2		voltage of V _{FAN} is supplied to the fan, as shown in the table in the <i>Fan_Target Drive Voltage Registers</i> section.
1		
0		

Fan_ Drive Voltage Registers (19h, 1Bh, 1Dh, 1Fh)—POR = 0000 0000

BIT	R/W	FUNCTION
7	R	Fan_ Drive Voltage D0
0	R	Full-Scale Status: 0 = DAC is driving with value of D8:D0 that is not at full scale 1 = DAC is driving with full scale voltage

Quad Linear Fan-Speed Controller

Fan_ Target TACH Count Registers (20h, 22h, 24h, 26h)—POR = 0011 1100

The Fan_ Target TACH Count consists of 11 bits contained in two bytes. The two bytes must be written in order in one or two I²C transactions, with no other I²C

writes in between. These target registers are updated internally at the same time when a second byte (LSB) is written.

BIT	R/W	FUNCTION
7		Fan_ Target TACH Count D10:D3: In RPM mode, write the desired tachometer count to this register. The MAX6620 will then adjust the fan drive
6		voltage to achieve this tachometer count.
5		In DAC mode, this register has no effect.
4	R/W	When changing from DAC mode to RPM mode, best results are obtained by loading this register with the desired TACH count before changing to RPM mode. The target TACH count for a given RPM will be obtained
3	11/00	by the following equation:
2		$TargetTACH = \frac{60}{NP \times RPM} \times SR \times 8192$
1		where: NP = number of TACH pulses per revolution
0		SR = 1, 2, 4, 8, 16, or 32 (see the fan_ speed range information in the Fan_ Dynamics Registers (06h, 07h, 08h, 09h)—POR = 0100 1100 section)

Fan_ Target TACH Count Registers (21h, 23h, 25h, 27h)—POR = 0000 0000

BIT	R/W	FUNCTION
7		
6	R	Fan_ Target TACH Count D2:D0
5		

Quad Linear Fan-Speed Controller

Fan_ Target Drive Voltage Registers (28h, 2Ah, 2Ch, 2Eh)—POR = XXXX XXXX

The Fan_ Target Drive Voltage consists of 9 bits contained in two bytes. The two bytes must be written in order in one or two I²C transactions with no other I²C

writes in between. These target registers are updated internally at the same time when a second byte (LSB) is written.

ВІТ	R/W			FUNCTIO	N				
		Fan_ Target Drive Voltage D8:D1:							
7			This is a 9-bit value that ranges from 0 to 511 and is contained in two bytes. In DAC mode, write the						
			desired fan drive voltage to these two registers. The MAX6620 will then ramp the fan drive voltage to this value at a rate determined by the DAC rate-of-change bits.						
				_					
6		In RPM mode, the vispin-up or after cha		•					
		(7FFh). For example							
		Count corresponding							
_		programmed to imm							
5		Count is selected for	om 2047 (7FFh), a	and then close the	RPM conti	ol loop s			
		The register value i	s converted to the	drive voltage at th	ie fan (or v	oltage a			
		D8:		FAN_ DRIVE					
4		DECIMAL	HEX	5V RANGE		ANGE			
		0	000h	0.000	0.0	00			
3	H/VV	200	0C8h	1.764	4.4	86			
3		300	12Ch	2.646	6.7	29			
		400	190h	3.527	8.9	72			
2		480	1E0h	4.232	10.7	10.766			
_		511	1FFh	4.506	11.4	162			
.		The value of the Fa	n_ Target Drive Vo	oltage at POR depe	nds on sta	ate of the			
1		below:							
		D8	:D0	DAC_STA	BT				
		DECIMAL	HEX						
0		0	000h	GND					
		384	180h	Open					
		511	1FFh	VCC					

Fan_ Target Drive Voltage Registers (29h, 2Bh, 2Dh, 2Fh)—POR = X000 0000

Bit	R/W	FUNCTION	
7	R	Fan_ Target Drive Voltage D0	

Quad Linear Fan-Speed Controller

Applications Information

External Pass Transistors

Match external pass transistors to the fans being used. Ensure that the pass transistor is capable of handling the maximum fan current. For best results, the pass transistor's maximum current rating should be at least 50% greater than the fan's nominal supply current.

The transistor should also be capable of dissipating the worst-case power, which usually occurs when the fan is being driven to approximately 50% of the nominal supply voltage. The maximum power dissipation will depend on the thermal resistance of the transistor, its case, and the printed-circuit board (PCB) to which it is soldered. For example, if the worst-case transistor power dissipation occurs when the fan current is 100mA, and the voltage across the fan is 6.5V, the maximum power dissipation will be 650mW. A BCP69T1-D in a SOT223-4 package is rated at 1.5W at 25°C (about 1W at 70°C) when soldered to a 0.93in² (6cm²) copper PCB pad, and can easily handle this power dissipation. Larger copper pads, packages with lower thermal resistance, or different transistors can give significantly different results.

The MAX6620 uses an advanced output driver design that eliminates the large external capacitors often connected across the fan's power-supply terminals. For stability with a variety of fans, connect a $0.1\mu F$ capacitor from DACFB_ to ground.

Using a Low-Dropout Voltage Regulator (LDO) as the Pass Device

Voltage regulators can be used instead of discrete transistors to drive the fans (Figure 7). The voltage feedback loop is closed around the regulator to provide the desired output voltage. When using a voltage regulator, note the following:

- Most regulators require relatively large capacitors at their inputs and outputs for stability.
- Most regulators have a lower output voltage limit that is >0V. If removing the drive from the fan is necessary when using a regulator, choose a regulator that has an on/off control input and drive that input from the system microcontroller.

Fan-Speed Control (DAC and RPM Modes)

The MAX6620 has two main modes for controlling fan speeds. In DAC mode, the MAX6620 produces an output voltage that drives the fan. This voltage is proportional to the main fan power-supply voltage (VFAN). Write the 9-bit desired voltage value in the Fan_ Target Drive Voltage register.

In RPM mode, the MAX6620 monitors the tachometer signals from the fans through the TACH_ inputs and adjusts the drive voltage to yield the desire tachometer count. The tachometer count is the number of internal 8192 clock cycles that are counted during the selected number of tachometer pulses.

Controlling 2-Wire Fans (DAC Mode)

In DAC mode, the MAX6620 sets the fan's supply voltage to the value selected in the Fan_ Target Drive Voltage register. Tachometer monitoring is never done when controlling a 2-wire fan, so the TACH input enable bit in the Fan_ Configuration register should be set to 0. Enabling the TACH input when using a 2-wire fan will result in an erroneous fan failure detection.

Initial Settings:

 Begin with the POR settings. The POR value of the fan_ DAC rate-of-change bits (4:2 of the Fan_ Dynamics Register) can yield slower fan speed changes than desired. If this is the case, choose a faster value, such as 001.

Starting the Fan:

 Write the desired drive voltage value to the Fan_ Target Drive Voltage register.

Changing Speeds:

 Write the new desired drive voltage value to the Fan_ Target Drive Voltage register.

Stopping the Fan:

 Write a voltage value of 0 to the Fan_ Target Drive Voltage register.

Controlling 3-Wire Fans (DAC Mode)

In DAC mode, the MAX6620 sets the fan's supply voltage to the value selected in the Fan_ Target Drive Voltage register. 3-wire fans with tachometer outputs allow monitoring of the fan's speed to detect fan failure. To monitor a fan's speed, the TACH input should be enabled.

Quad Linear Fan-Speed Controller




Figure 7. Using Low Dropout Voltage Regulators Instead of Discrete Transistors as the Pass Devices

Quad Linear Fan-Speed Controller

Initial Settings:

- Begin with the POR settings. The POR value of the fan_ DAC rate-of-change bits (4:2 of the Fan_ Dynamics register) can yield slower fan speed changes than desired. If this is the case, choose a faster value, such as 001.
- Write the desired number of tachometer periods to be counted in the speed range bits (7:5 of the Fan_ Dynamics register).
- Write the maximum allowable tachometer count to the Fan_ Target TACH Count registers. Tachometer counts greater than this value will result in a fan fault detection. Choose a value that will not be encountered during normal operation, accounting for normal fan speed tolerances.

Note: Setting a full-scale target count (2047) will result in the fan drive going to 0V.

 Set the TACH input enable bit in the Fan_ Configuration register to 1.

Note: This bit can be set after the fan has been started, if desired. If the bit is set before writing a target fan drive voltage, the target drive voltage should be set immediately after enabling the TACH input to avoid failure detection before the fan has started spinning.

Starting the Fan:

 Write the desired drive voltage value to the Fan_ Target Drive Voltage register.

Changing Speeds:

 Write the new desired drive voltage value to the Fan_ Target Drive Voltage register.

Stopping the Fan:

- Write a 0 to the TACH input enable bit in the Fan_ Configuration register. This prevents the MAX6620 from deciding that the fan has failed after it has stopped.
- Write a voltage value of 0V to the Fan_ Target Drive Voltage register.
- If a gradual decrease in fan speed is desired, write the lowest drive voltage at which the fan will reliably

operate. When the drive voltage reaches that value, write 0V to the Fan_ Target Drive Voltage register.

Controlling 3-Wire Fans (RPM Mode)

Begin as in DAC mode and start the fan.

Changing from DAC Mode to RPM Mode:

- Write the desired tachometer count to the Fan_ TACH Count registers.
- Set bit 7 of the Fan_ Configuration register to 1. This selects RPM mode. The fan will go to the selected speed.

Note: When the DAC rate-of-change is set to one of the faster values, the fan drive voltage can, depending on the fan's characteristics, undergo a slow oscillation. While this rarely has an audible impact, it can be reduced or eliminated by selecting a slower rate-of-change once the fan's speed has reached or approached its target value.

Changing Speeds:


• Write the desired tachometer count to the Fan_ Target TACH Count registers.

Stopping the Fan:

- Write the current drive voltage into the Fan_ Target Drive Voltage register.
- Write a value greater than the current tachometer count into the Fan_ Target TACH Count register.
- Write a 0 to bit 7 of the Fan_ Configuration register.
 This selects DAC mode.
- Write a 0 to the TACH input enable bit in the Fan_ Configuration register. This prevents the MAX6620 from detecting a high TACH count and determining that the fan has failed.
- Write a voltage value of 0V to the Fan_ Target Drive Voltage register.
- If a gradual decrease in fan speed is desired, write the lowest drive voltage at which the fan will reliably operate. When the drive voltage reaches that value, write 0 to the Fan_ Target Drive Voltage register.

Quad Linear Fan-Speed Controller

Typical Application Circuit



Quad Linear Fan-Speed Controller

Chip Information

PROCESS: CMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.	
28 TQFN	T2855+8	21-0140	90-0028	

Quad Linear Fan-Speed Controller

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/08	Initial release	_
1	1/13	Corrected Fan_ Dynamics register typos and hex values; added soldering temp; updated package info	12, 18, 20, 21, 24, 29



Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

MAX6620ATI+ MAX6620ATI+T